EEWORLDEEWORLDEEWORLD

Part Number

Search

SN74LS112D

Description
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
File Size81KB,4 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Compare View All

SN74LS112D Overview

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN54/74LS112A
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and
asynchronous set and clear inputs to each flip-flop. When the clock goes
HIGH, the inputs are enabled and data will be accepted. The logic level of the
J and K inputs may be allowed to change when the clock pulse is HIGH and
the bistable will perform according to the truth table as long as minimum set-up
and hold time are observed. Input data is transferred to the outputs on the
negative-going edge of the clock pulse.
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
LOGIC DIAGRAM
(Each Flip-Flop)
J SUFFIX
CERAMIC
CASE 620-09
16
1
Q
5(9)
6(7)
Q
CLEAR (CD)
15(14)
J
3(11)
1(13)
CLOCK (CP)
4(10)
K
2(12)
SET (SD)
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
MODE SELECT — TRUTH TABLE
INPUTS
OPERATING MODE
SD
Set
Reset (Clear)
*Undetermined
Toggle
Load “0” (Reset)
Load “1” (Set)
Hold
L
H
L
H
H
H
H
CD
H
L
L
H
H
H
H
J
X
X
X
h
l
h
l
K
X
X
X
h
h
l
l
Q
H
L
H
q
L
H
q
Q
L
H
H
q
H
L
q
OUTPUTS
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
4
10
3
J
CP
SD
Q
5
11
J
CP
SD
Q
9
1
13
Q
6
12
* Both outputs will be HIGH while both SD and CD are LOW, but the output states
are unpredictable if SD and CD go HIGH simultaneously.
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
l, h (q) = Lower case letters indicate the state of the referenced input (or output)
l, h (q) =
one set-up time prior to the HIGH to LOW clock transition.
2
K
CD
K
CD
Q
7
15
14
VCC = PIN 16
GND = PIN 8
FAST AND LS TTL DATA
5-185

SN74LS112D Related Products

SN74LS112D 74LS112 SN54LS112J SN54LS112A
Description DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Traffic light LED
May I ask which traffic light on the traffic countdown side now uses a large LED?What is the working voltage and current?...
蓝雨夜 Power technology
Shanghai Chenghe Technology Development Co., Ltd. is recruiting chip testing talents
Company profile and recruitment needs About Shanghai Chenghe Technology Development Co., Ltd.Chenghe Technology Development Co., Ltd. is a high-tech group company integrating trade, software outsourci...
ibm010203 Recruitment
FPGA implementation of SPI42 interface.pdf
FPGA implementation of SPI42 interface.pdf...
zxopenljx FPGA/CPLD
The Principle and Application of Analog Active Filter MAX275
The Principle and Application of Analog Active Filter MAX275...
fighting RF/Wirelessly
Getting Started with ARM and Embedded Linux
Since many people always ask this question, here is a summary document for your reference. It must be explained here that the following steps are all for Linux systems, not WinCE. You may notice that ...
欧阳生 Embedded System
Can anyone recommend a classic book on VXWORKS? Thank you
As the title says, I am illiterate in this area. I am interested in this area and want to learn more. Thank you~~...
longyiquan Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1256  2819  43  1484  2707  26  57  1  30  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号