EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74LS107AN

Description
Dual J-K Flip-Flops With Clear 14-PDIP 0 to 70
Categorylogic    logic   
File Size839KB,16 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74LS107AN Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74LS107AN - - View Buy Now

SN74LS107AN Overview

Dual J-K Flip-Flops With Clear 14-PDIP 0 to 70

SN74LS107AN Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time6 weeks
Samacsys DescriptionDUAL J-K FLIP-FLOPS WITH CLEAR
seriesLS
JESD-30 codeR-PDIP-T14
JESD-609 codee4
length19.3 mm
Load capacitance (CL)15 pF
Logic integrated circuit typeJ-K FLIP-FLOP
Maximum Frequency@Nom-Sup30000000 Hz
MaximumI(ol)0.008 A
Number of digits2
Number of functions2
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingTUBE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)6 mA
Prop。Delay @ Nom-Sup20 ns
propagation delay (tpd)20 ns
Certification statusNot Qualified
Schmitt triggerNo
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeNEGATIVE EDGE
width6.35 mm
minfmax30 MHz
Base Number Matches1

SN74LS107AN Related Products

SN74LS107AN SN74LS107ADRE4 SN74LS107ANSR SN74LS107AD SN74LS107ADR SN74LS107ADG4 SN74LS107ADRG4
Description Dual J-K Flip-Flops With Clear 14-PDIP 0 to 70 Flip Flops Dual J-K Flip-Flops With Clear Dual J-K Flip-Flops With Clear 14-SO 0 to 70 Dual J-K Flip-Flops With Clear 14-SOIC 0 to 70 Flip Flops Dual J-K Flip-Flops With Clear Dual J-K Flip-Flops With Clear 14-SOIC 0 to 70 Flip Flops Dual J to K FlipFlop
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code DIP SOIC SOIC SOIC SOIC SOIC SOIC
package instruction DIP, DIP14,.3 SOP, SOP14,.25 SOP, SOP14,.3 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25
Contacts 14 14 14 14 14 14 14
Reach Compliance Code compliant unknow compli compliant unknow compli unknow
Base Number Matches 1 1 1 1 1 1 1
Factory Lead Time 6 weeks - 1 week 6 weeks 1 week - -
series LS LS LS - LS LS LS
JESD-30 code R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 - R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
length 19.3 mm 8.65 mm 10.3 mm - 8.65 mm 8.65 mm 8.65 mm
Load capacitance (CL) 15 pF 15 pF 15 pF - 15 pF - -
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
MaximumI(ol) 0.008 A 0.008 A 0.008 A - 0.008 A 0.008 A 0.008 A
Number of digits 2 2 2 - 2 2 2
Number of functions 2 2 2 - 2 2 2
Number of terminals 14 14 14 - 14 14 14
Maximum operating temperature 70 °C 70 °C 70 °C - 70 °C 70 °C 70 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY - COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SOP SOP - SOP SOP SOP
Encapsulate equivalent code DIP14,.3 SOP14,.25 SOP14,.3 - SOP14,.25 SOP14,.25 SOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE SMALL OUTLINE - SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
method of packing TUBE TAPE AND REEL TR - TAPE AND REEL TUBE TAPE AND REEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED 260 - NOT SPECIFIED 260 NOT SPECIFIED
power supply 5 V 5 V 5 V - 5 V 5 V 5 V
Maximum supply current (ICC) 6 mA 6 mA 6 mA - 6 mA 6 mA 6 mA
propagation delay (tpd) 20 ns 20 ns 20 ns - 20 ns 20 ns 20 ns
Certification status Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 1.75 mm 2 mm - 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V - 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V - 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V - 5 V 5 V 5 V
surface mount NO YES YES - YES YES YES
technology TTL TTL TTL - TTL TTL TTL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL - COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form THROUGH-HOLE GULL WING GULL WING - GULL WING GULL WING GULL WING
Terminal pitch 2.54 mm 1.27 mm 1.27 mm - 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL - DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE - NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
width 6.35 mm 3.9 mm 5.3 mm - 3.9 mm 3.9 mm 3.9 mm
minfmax 30 MHz 30 MHz 30 MHz - 30 MHz 30 MHz 30 MHz
Is it lead-free? - Contains lead Lead free Lead free Contains lead - Contains lead
Maximum Frequency@Nom-Su - 30000000 Hz 30000000 Hz - 30000000 Hz 30000000 Hz 30000000 Hz
Uncle Cat's FPGA Timing Constraint Tutorial
Timing constraints are one of the most basic and important steps in FPGA design, and of course, one of the difficulties. I believe that many friends have had the same experience as me, reading many ar...
arui1999 Download Centre
Help: Build did not generate .sys file
I found a helloWDM example online, and built the source and makefile. The build did not show any errors, but no .sys file was generated. I am a novice and I don't know if it is a program error. If the...
lostmaple Embedded System
【CN0163】Detecting angular velocity using the ADXRS450 digital angular rate sensor with programmable supply voltage
Circuit Function and AdvantagesThe ADXRS450 is a digital output gyroscope designed for medical, industrial, instrumentation, stabilization, and other high-performance applications. This gyroscope has ...
EEWORLD社区 ADI Reference Circuit
Where did the official website of lattice's Adder_Subtractor put its IP information? I spent the whole afternoon searching but couldn't find it.
As the title, as shown in the picture, please tell me if you know, thank you, thank you...
这名必没人用 FPGA/CPLD
Jffs2 root file system transplantation FTP problem and Linux kernel startup problem
My platform uses Marvell's pxa270 chip, and I want to make an unattended control platform. The linux kernel is linux 2.6.9, and the jffs2 file system is created using busybox1.1.3 and arm-linux-gcc 3....
yu4821483 Linux and Android
Which prawn can help! Classic problem. About programming.
Who has used iar to make a unit program?It means to divide the program into sections! When using it, separate the N functions into different C files. Which one to use calls which one!Most people creat...
hy.rf Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 901  2119  1528  672  202  19  43  31  14  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号