2200CGG600JB2GB datasheet, PDF

2200CGG600JB2GB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 1-6V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200CGG600JB2GB Overview

Strain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 1-6V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	1V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	1-6V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE WITH SNUBBER
Maximum pressure range	600 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/O MATE
Base Number Matches	1

Semiconductor diode parameter symbols and meanings: [E][E][E]CT---Barrier capacitanceCj ---Junction (inter-electrode) capacitance, which indicates the total capacitance of the germanium detector diode under the specified bias voltage applied to both en...; fighting Analog electronics

Which RTOS operating system are you using? Tell me about their advantages and disadvantages?: [b][size=3]Which embedded operating system do you use in your work and study? [/size][/b][b][size=3] [/size][/b] [b][size=3]Why did you choose it? [/size][/b] [b][size=3] [/size][/b] [b][size=3]Can yo...; eric_wang Embedded System

Remote FPGA version update and reboot: [align=center][b][font=宋体][size=22.0pt]Remote[/size][/font][/b][b][size=22.0pt]FPGA[/size][/b][b][font=宋体][size=22.0pt]Version Update and Restart[/size][/font][/b][/align][align=left]Today, most commu...; zx_lx FPGA/CPLD

Has anyone designed with SV?: It goes without saying that SV can be used for verification, but it is said that SV can also be used for design in the future, and this is the trend. Are there people who use SV for design now? If so,...; eeleader FPGA/CPLD

About simulating single chip microcomputer in Multisim: When writing a Keil program, a simulation error occurs. The following is the program. Is the problem with the program or the circuit? #include sbit d1=P0^0; void main() { EA=1;//Open general interrupt...; Rodecin 51mcu

Design of Fully Digital Quadrature Phase Shift Keying Demodulator: Abstract: As the core component of the digital satellite video broadcasting (DVB-S) receiving chip, a design of a fully digital quadrature phase shift keying (QPSK) receiving demodulator is given. The...; JasonYoo Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components