SPC5602CEMMG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > SPC5602CEMMG

Preview

SPC5602CEMMG: DescriptionMicrocontroller; File Size826KB，98 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet View All

SPC5602CEMMG Overview

Microcontroller

Preview

Download Datasheet

View All

Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MPC5606S

Rev. 1, 10/2008

MPC5606S

LQFP–144

MAPBGA–225

QFN12

15 mm x 15 mm mm x 20 mm ##_mm_x_##mm

MPC560xS Microcontroller

Data Sheet

SOT-343R

##_mm_x_##mm

LQFP–176

24 mm x 24 mm

TBD

PKG-TBD

## mm x ## mm

32-bit MCU for cluster applications with stepper motor, TFT

graphic controller and LCD driver

The MPC5606S family of devices is designed to enable the development of automotive instrument cluster applications by

providing a single-chip solution capable of hosting real-time applications and driving a TFT display directly using an on-chip

color TFT display controller.

MPC5606S devices incorporate a cost-efficient host processor core compliant with the Power Architecture™ embedded

category. The processor is 100% user-mode compatible with the original PowerPC user instruction set architecture (UISA) and

capitalizes on the available development infrastructure of current Power Architecture

devices with full support from

available software drivers, operating systems and configuration code to assist with users' implementations.

Offering high performance processing at speeds up to 64 MHz, the MPC5606S family is optimized for low power consumption

and supports a range of on-chip SRAM and internal flash memories. The 1 MB flash version (MPC5606S) features 160 KB of

on-chip graphics SRAM.

Refer to

Table 1

for specific memory and feature sets of the product family members.

This document describes the features of the MPC5606S family of microcontrollers and highlights important electrical and

physical characteristics of the devices. For functional characteristics, refer to the MPC5606S

Microcontroller Reference

Manual.

This document contains information on a product under development. Freescale reserves the

right to change or discontinue this product without notice.

Preliminary—Subject to Change Without Notice

Overview

1.2

•

MPC5606S Features

Single issue, 32-bit Power Architecture Book E compliant CPU core complex (e200z0h)

— Compatible with classic PowerPC instruction set

— Includes variable length encoding (VLE) instruction set for smaller code size footprint; with the encoding of

mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction over

conventional Book E compliant code

On-chip ECC flash memory with flash controller

— Up to 1 MB primary flash—two 512 KB modules with prefetch buffer and 128-bit data access port

— 64 KB data flash—separate 4×16 KB flash block for EEPROM Emulation with prefetch buffer and 128-bit data

access port

Up to 48 KB on-chip ECC SRAM with SRAM controller

Up to 160 KB on-chip non-ECC graphics SRAM with SRAM controller

Memory protection unit (MPU) with up to 12 region descriptors and 32-byte region granularity to provide basic

memory access permission

Interrupt controller (INTC) with up to 127 peripheral interrupt sources and eight software interrupts

Two frequency-modulated phase-locked loops (FMPLLs)

— Primary FMPLL provides a 64 MHz system clock

— Auxiliary FMPLL is available for use as an alternate, modulated or non-modulated clock source to eMIOS

modules and as alternate clock to the DCU for pixel clock generation

Crossbar switch architecture enables concurrent access of peripherals, flash memory or RAM from multiple bus

masters (AMBA 2.0 v6 AHB)

16-channel enhanced direct memory access controller (eDMA) with multiple transfer request sources using a DMA

channel multiplexer

Boot assist module (BAM) for embedded boot code supports boot options including download of code via a serial link

(CAN or SPI)

Display control unit to drive TFT LCD displays. It includes processing of up to four planes that can be blended together

and offers a direct un-buffered hardware bit-blitter of up to 16 software-configurable dynamic layers in order to

drastically minimize graphic memory requirements and provide fast animations. Programmable display resolutions are

available up to WVGA.

Parallel Data Interface for digital video input

The LCD segment driver module has two software programmable configurations:

— Up to 40 front plane drivers and 4 backplane drivers

— Up to 38 frontplane drivers and 6 backplane drivers

Stepper Motor Controller module with high-current drivers for up to six instrument cluster gauges driven in full dual

H-Bridge configuration including full diagnostics for short circuit detection

Stepper motor return-to-zero and stall detection module

Sound generation and playback utilizing PWM channels and eDMA; supports monotonic and polyphonic sound

24 eMIOs channels providing up to 16 PWM and 24 input capture / output compare channels

10-bit analog-to-digital converter (ADC) with a maximum conversion time of 1μs

— 16 internal channels

— Extendable to eight multiplexed external channels

Up to three DSPI (Deserial Serial Peripheral Interface) modules for full-duplex, synchronous, communications with

external devices

QuadSPI serial flash memory controller supporting single, dual and quad modes of operation to interface to external

serial flash memory or optionally can be configured to function as another DSPI module (MPC5606S only)

Two Local Interconnect Network (LIN) controller modules capable of autonomous message handling (master),

autonomous header handling (slave mode), and UART support. Compliant with LIN protocol rev 2.1

MPC560xS Microcontroller Data Sheet Data Sheet, Rev. 1

•

Freescale Semiconductor

Preliminary—Subject to Change Without Notice

Recommended Resources

Encoding and decoding integrated circuit

MSM5832 application circuit using 8155 interface

Power supply for TTL circuit

Transport vehicle trailer tire flat alarm

12V voltage regulator simple circuit three

DZW75-48/50(50II) voltage stabilization, current limiting and current sharing circuit

Research on Airport Runway Identification Algorithm and Implementation: ...; 至芯科技FPGA大牛 FPGA/CPLD

The difference between sci, uart and rs232: [size=4][color=#000000]Usually, most people confuse SCI, UART and RS232. In fact, they are essentially different: [/color][/size] [size=4][color=#000000]SCI (Serial Communication Interface) means "ser...; fish001 DSP and ARM Processors

Button battery advice: Regarding button batteries, I used a multimeter to test the resistance at both ends and found that it was only a few ohms. Is this normal? In addition, I would like to ask, if I connect a button batte...; sinc_mark Power technology

TI Chip Selection Guide: I believe that many engineers are using TI products. I would like to share the selection guide published on the official website. I hope it will be helpful to engineers who are confused about selectio...; linjingui PCB Design

DSPF28335 source code about SPWM: The source program is as follows:/** main.c*/ #include "DSP28x_Project.h"// Device Headerfile and Examples Include File // Prototype statements for functions found within this file. void InitEPwm1Exam...; Aguilera DSP and ARM Processors

Methods for Designing Low Noise Amplifiers: Methods for Designing Low Noise Amplifiers...; JasonYoo Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components