SL3-099-S088/01-98 datasheet, PDF

SL3-099-S088/01-98: DescriptionBoard Connector, 99 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size661KB，2 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SL3-099-S088/01-98 Overview

Board Connector, 99 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT
body width	0.3 inch
subject depth	0.1 inch
body length	3.3 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	Tin (Sn)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e3
Manufacturer's serial number	SL
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Terminal length	0.129 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	99

IC Packaging Terminology Explained: IC Packaging Terminology Explained...; feifei PCB Design

[FPGA Problem Discussion] Multiple serial ports input data to FPGA, parsing is unstable: At present, the FPGA program parses and processes the signals of multiple external serial ports. At present, there is a problem that the parsed data always has random errors on the port. Normally, we ...; eeleader FPGA/CPLD

About the address problem of PievectTablelnit: I would like to ask you, why is there a statement for(i=0; i128; i++) *Dest++ = *Source++; in the following program? What is its function? void InitPieVectTable(void) { int16 i; Uint32 *Source = (void...; qlb Microcontroller MCU

CC (code composer) c5x/c20x software TMS320BC51PQ57 chip: I heard from a friend that CC (code composer) supports c5x/c20x. The CC software supports debugging TMS320BC51PQ57 chip. Which one has this version of software? In addition, does TMS320BC51PQ57 suppor...; lflanjian Wireless Connectivity

How can I convert the generated BSP into a downloadable format and then download it to the target board?: How to convert the generated bsp into a downloadable format and then download it to the target board? ppc860+vxworks5.4+tornado2.0 Can you tell me the detailed process? Thank you!...; anan Real-time operating system RTOS

【Altera SoC Experience Tour】+ How to say goodbye properly: I was planning to drive a camera module, but I couldn't debug it successfully after a long time. The OV9655 module was left over from the Qingke event. The event was about to end, so I planned to work...; 908508455a FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components