DDLF-B25P-J-103 datasheet, PDF

DDLF-B25P-J-103: DescriptionD Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size254KB，4 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DDLF-B25P-J-103 Overview

D Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER
body width	0.494 inch
subject depth	0.432 inch
body length	2.088 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DDLF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	JACKSCREW
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell material	THERMOPLASTIC
Terminal length	0.165 inch
Terminal pitch	2.794 mm
Termination type	SOLDER
Total number of contacts	25
Evacuation force-minimum value	1.112 N

MSP430 MCU controls IO port operation - LED flashes.doc: MSP430 entry-level routine!...; wpdy Microcontroller MCU

Image Acquisition and Recognition System Based on TMS320VC5509A: Image Acquisition and Recognition System Based on TMS320VC5509A...; shaomingyi DSP and ARM Processors

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

ADC, after 32 conversions, the digital tube stops displaying. What's the problem?: [i=s]This post was last edited by dontium on 2015-1-23 12:51[/i]/******************************************* ADC conversion channel port is P1.1. When the analog value of this program is greater than ...; flyingheartt Analogue and Mixed Signal

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Analog Reflection Topology Building Blocks for: The synthesis and realization of an analog-phaseshifter, delay line, attenuator, and group delay synthesizer-arepresented. These variable control devices are all implementedusing the same generic sing...; JasonYoo Industrial Control Electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components