EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-103AJ62FGZBBB3

Description
D Type Connector, 62 Contact(s), Female, 0.094 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-103AJ62FGZBBB3 Overview

D Type Connector, 62 Contact(s), Female, 0.094 inch Pitch, Solder Terminal, #4-40, Plug

D-SUB-103AJ62FGZBBB3 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT,HEX SCREWS
body width0.492 inch
subject depth0.642 inch
body length2.732 inch
Body/casing typePLUG
Contact to complete cooperationAU ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
Manufacturer's serial number103
Plug contact pitch0.094 inch
Match contact row spacing0.078 inch
Installation option 1#4-40
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number3
Number of rows loaded3
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing4.191 mm
Plating thicknessFLASH inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceZINC
Shell materialSTEEL
Terminal length0.13 inch
Terminal pitch2.286 mm
Termination typeSOLDER
Total number of contacts62
Can you guys help me figure out what electronic component this is?
I can't find this model number online? Does anyone know what model it is and what electronic components it contains?...
小太阳yy Analog electronics
MSP430 ADC acquisition filter
Placeholder 1 /* Weighted average filter */2static unsigned char coe[13] = {1,2,3,4,5,6,7,8,9,10,11,12,13};3static unsigned int coeSum= 1+2+3+4+5+6+7+8+9+10+11+12+13;4unsigned long temp = 0;56for (i =...
fish001 Microcontroller MCU
Testbench
//testbench for vgasdram `timescale 1ns/1ns module tb_m4kram; reg clk; //system clock, 50MHz reg rst_n; //reset signal, low level valid reg wren; //RAM write enable signal, high means write reg[11:0] ...
火箭_1991 FPGA/CPLD
Zigbee wireless transparent transmission has achieved one-to-one, point-to-multipoint? ? ? Please guide me
~~Waiting online~~ Please give me some advice!!!...
anday RF/Wirelessly
Basic requirements for wiring in high-speed PCB design
Conventional PCB routing in high-speed PCB design has the following basic requirements: (1) The rectangular pad lead of QFP, SOP and other packages should be led out from the center of the PIN (genera...
高速PCB设计 Integrated technical exchanges
Share the revised FPGA development board design, welcome everyone to criticize
The full text continues from the last time. Three months after I helped the teacher draw an experimental board, the test has passed and the effect is pretty good, but the board lacks a human-machine i...
fsyicheng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1685  479  656  355  2470  34  10  14  8  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号