EEWORLDEEWORLDEEWORLD

Part Number

Search

SR731ETTP1R00G

Description
RESISTOR, CURRENT SENSE, METAL GLAZE/THICK FILM, 0.2 W, 1 %, 200 ppm, 1 ohm, SURFACE MOUNT, 0603
CategoryPassive components   
File Size120KB,8 Pages
ManufacturerKOA Speer
Websitehttp://www.koaspeer.com/
Download Datasheet Parametric View All

SR731ETTP1R00G Overview

RESISTOR, CURRENT SENSE, METAL GLAZE/THICK FILM, 0.2 W, 1 %, 200 ppm, 1 ohm, SURFACE MOUNT, 0603

SR731ETTP1R00G Parametric

Parameter NameAttribute value
Minimum operating temperature-55 Cel
Maximum operating temperature150 Cel
Processing package descriptionCHIP, ROHS COMPLIANT
EU RoHS regulationsYes
stateActive
Resistor typeFIXED RESISTOR
structureChip
jesd_609_codee3
Manufacturer SeriesSR73
Installation featuresSURFACE MOUNT
ckage_heigh0.4500 mm
ckage_length1.6 mm
packaging shapeRECTANGULAR PACKAGE
Package SizeSMT
ckage_width0.8000 mm
cking_methodTR, PUNCHED PAPER, 7 INCH
Rated power P0.2000 W
Rated temperature70 Cel
resistance1 ohm
seriesSR73
size code0603
sub_categoryFixed Resistors
CraftsmanshipMETAL GLAZE/THICK FILM
emperature_coefficient__ppm_cel_-200,200
terminal coatingMATTE TIN (118) OVER NICKEL (118)
Terminal shapeWRAPAROUND
deviation1 %
KOA SPEER ELECTRONICS, INC.
SS-239 R4
AHA 12/05/07
Low Resistance Flat Chip Resistors
Type SR73
1. Scope
This specification applies to chip resistors (SR73) produced by KOA Corporation.
2. Type Designation
The type designation shall be in the following form:
CERTIFIED
CERTIFIED
SR73
Size
2B
Size
1E
1J
2A
2B
2E
2H
3A
T
Termination
Material
T: Sn
(Other termination
styles may be
available, please
contact factory
for options)
TD
Packaging
TP: 2mm Pitch Punched
Paper Tape
(0402, 0603 & 0805)
TD: 7" Paper Tape
(0603, 0805, 1206 & 1210)
TDD: 10" Paper Tape
(0603, 0805, 1206 &1210)
TE: 7" Punched Plastic
(0805, 1206, 1210,
2010 & 2512)
TED: 10" Punched Plastic
(0805, 1206, 1210,
2010 & 2512)
1R00
Nominal
Resistance
±2%, ±5%: 2 significant figures +
1 multiplier “R” indicates decimal
on value <10Ω
±1%: 3 significant figures + 1
multiplier “R” indicates decimal
on value <100Ω
All values less than 0.1Ω (100mΩ)
are expressed in mΩ with “L” as
decimal Example: 20mΩ = 20L0
F
Tolerance
D: ±0.5%
F: ±1%
G: ±2%
J: ±5%
3. Dimensions and Structure
3-1 Dimensions
c
L
c
Type
(Inch Size Code)
L
.039
+.004
-.002
(1.0
+0.1
-0.05
)
Dimensions
inches (mm)
W
c
d
.02
+.004
-.002
(0.5
+0.1
-0.05
)
t
1E
(0402)
1J
(0603)
2A
(0805)
2B
(1206)
2E
(1210)
2H
(2010)
3A
(2512)
.01±.004 .01±.004 .014±.002
(0.25±0.1) (0.25±0.1) (0.35±0.05)
W
Solder
Plating
t
d
Protective
Coating
Resistive Inner
Film
Electrode
Ni
Plating
+.006
.063±.008 .031
-.004
.014±.004 .014±.004 .018±.004
(1.6±0.2) (0.8
+0.15
) (0.35±0.1) (0.35±0.1) (0.45±0.1)
-0.1
.079±.008 .049±.004 .016±.008
(2.0±0.2) (1.25±0.1) (0.4±0.2)
.063±.008
.126±.008 (1.6±0.2)
(3.2±0.2) .102±.008
(2.6±0.2)
.197±.008 .098±.008
(5.0±0.2) (2.5±0.2)
.248±.008 .122±.008
(6.3±0.2) (3.1±0.2)
.012
+.008
-.004
(0.3
+0.2
-0.1
)
.02±.004
(0.5±0.1)
Ceramic
Substrate
.016
+.008
-.004
.02±.012
(0.5±0.3)
(0.4
+0.2
)
-0.1
.024±.004
(0.6±0.1)
.025±.005
(0.65±0.15)
PAGE 1 OF 8
Bolivar Drive
P.O. Box 547
Bradford, PA 16701
USA
814-362-5536
Fax 814-362-8883
www.koaspeer.com
Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.
Huawei_Analog Circuit Design Volume 1
...
至芯科技FPGA大牛 FPGA/CPLD
Recruiting ADC/DAC application engineers, working location: Hangzhou
Hangzhou Songyangheng Technology Co., Ltd. - Recruitment Information:Position Information: ADC/DAC Application Engineer1. Cooperate with sales staff to expand domestic potential customers, and be resp...
九里香 Recruitment
Table of correspondence between scale and frequency
When using a single-chip microcomputer to generate an audio signal, you must first calculate the time constant of the timer. To make the single-chip microcomputer generate standard notes, you need to ...
忙忙草 MCU
How to achieve more accurate uS or mS level delay when writing the underlying driver of wince?
For example, I want a GPIO to be set to a high level first, and then become a low level after 2uS....
yezhenyu Embedded System
Asking for help from the forum about setting DDS on FPGA
: Let's start with the program: module DDS1(CLK1,DAC1,enable); input CLK1 ; input enable ; output[9:0] DAC1; reg [31:0] B1; parameter N=32'hfffff ; parameter M=32'h0 ; always @(negedge enable) begin i...
523335234 FPGA/CPLD
Protel wiring design considerations
Protel wiring design...
lorant PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1497  671  1406  1025  213  31  14  29  21  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号