EEWORLDEEWORLDEEWORLD

Part Number

Search

BSTS-244-S-B-18-T-120-LT

Description
Board Connector, 44 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size181KB,1 Pages
ManufacturerMajor League Electronics
Websitehttp://www.mlelectronics.com/
Download Datasheet Parametric View All

BSTS-244-S-B-18-T-120-LT Overview

Board Connector, 44 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle

BSTS-244-S-B-18-T-120-LT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresBOARD STACKING CONNECTOR
body width0.079 inch
subject depth0.12 inch
body length3.476 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN LEAD (200) OVER NICKEL (50)
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
JESD-609 codee0
Manufacturer's serial numberBSTS
Plug contact pitch0.079 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness200u inch
Rated current (signal)2 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.18 inch
Terminal pitch2.0066 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts44
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2600  2592  238  1389  564  53  5  28  12  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号