EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-11706808AA

Description
Board Connector, Female, Right Angle, Solder Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51760-11706808AA Overview

Board Connector, Female, Right Angle, Solder Terminal, Guide Pin, Receptacle

51760-11706808AA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsHOLE .086-.098
body width0.47 inch
subject depth0.82 inch
body length8.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN/LEAD
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typeSOLDER
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
I need a SMD package library for 32MHz and 30KHz crystal oscillators in Altium Designer. Can someone give me one? I'd be very grateful!
Thank you! Email: [email]ma5474@163.com[/email], thank you! Please help!...
奔跑路上 PCB Design
Digital Circuit Design Methodology
The current digital circuit design can be divided into the following levels: 1. Algorithm-level design: Use high-level languages such as C language and other system analysis tools (such as MATLAB) to ...
inoint98 FPGA/CPLD
Basic knowledge of Verilog HDL (English)
Basic knowledge of Verilog HDL.rar includes: 1, Verilog testbench 2, Verilog_Golden_Reference_Guide 3, Wiley 1 Verilog Coding For Logic Synthesis Ebook-Spy...
liwenqi FPGA/CPLD
Can the busy signal of icl7135 be simulated in proteus?
Dear experts, please help me solve this problem. I can't get the busy signal with proteus, it always keeps low level. But D1-D5, B8, 4, 2, 1 can change continuously, what's going on?...
yanghui_45 Embedded System
The pcb file only shows the coordinates, there is no gray area, what is the transparent area
The pcb file is transparent, has coordinates, and can see the underlying background without gray areas....
binghehe PCB Design
Multisim simulation results are different at different times
Hello everyone, I have not been using multisim simulation software for a long time but I found a problem that the results of simulating the same circuit at different time periods may be different. Has...
wwwlizhencom Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2483  1538  56  705  838  50  31  2  15  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号