56-906-21 datasheet, PDF - EEWORLD Datasheet

56-906-21: DescriptionBoard Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size179KB，1 Pages; ManufacturerAries Electronics

Download Datasheet Parametric View All

56-906-21 Overview

Board Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	SQUARESTIX
body width	0.2 inch
subject depth	0.1 inch
body length	5.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	GOLD (10) OVER NICKEL (50)
Contact point gender	MALE
Contact material	NOT SPECIFIED
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	906
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	10u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.6 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	56
UL Flammability Code	94V-0

MSP430F6 series MCU is equipped with external crystal oscillator, which does not oscillate: void Init_Clk() { P7SEL |= 0x03; // Select XT1 to enable UCSCTL6 |= XCAP_3 + XT1DRIVE_0; UCSCTL6 &= ~XT1OFF ; // Turn on XT1 and select external crystal; Configure XT1's capacitor; XT1 is in low frequ...; zilong Microcontroller MCU

【Design Tools】MedelSim and QuartusII6.0 Joint Simulation: ...; 8fu8 FPGA/CPLD

Multi-core DSP C6678 SRIO interface debugging record: [size=4]The designed board has reached the SRIO debugging stage. On the board, one V6 and two 6678s are interconnected through 4XSRIO, without a switch in between, and finally the communication betwee...; Aguilera DSP and ARM Processors

Some issues with AMBA AXI and WISHBONE: 1 AMBA AHB byte strobe problem For example, my memory is 32 bits wide. ARM is a byte-aligned operation, and the byte is selected by the lower two bits of the address. That is to say, after receiving t...; eeleader FPGA/CPLD

About the processing of clock division in DC script: The clock of the external pin is 400M, divided by 2 to generate 200M script: create_generated_clock -name clk_200 -source clk_400 -divide_by 2 Why does DC display: Error: Required argument 'source_obj...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components