EEWORLDEEWORLDEEWORLD

Part Number

Search

SVG-50C483ACT

Description
14 Pin and 6 Pin / SMD / HCMOS / VCXO Oscillator
File Size50KB,1 Pages
ManufacturerETC2
Download Datasheet View All

SVG-50C483ACT Overview

14 Pin and 6 Pin / SMD / HCMOS / VCXO Oscillator

C A L I B E R
Electronics Inc.
PART NUMBERING GUIDE
5X7X1.7mm Max.
G=4 Pad, H=6Pad (“A” pin conf. option avail.)
Frequency Stability
100 = +/-100ppm, 50 = +/-50ppm,
25 = +/-25ppm, 15 = +/-15ppm, 10 = +/- 10ppm
Frequency Pullability
A = +/-10ppm, B = +/-30ppm, C = +/-50ppm
D = +/-100ppm, E = +/- 150ppm
Operating Temperature Range
Blank= 0°C to 70°C, 48 = -40°C to 85°C
Lead-Free
RoHS Compliant
SV Series
14 Pin and 6 Pin / SMD / HCMOS / VCXO Oscillator
Environmental/Mechanical Specifications on page F5
SV G - 25 C 27 3 A B T - 40.000MHz - A
Pin Configuration
A= Pin 2 NC / Pin 5 Tristate
Tristate Option
Blank = No Connect, T = Trisate
Linearity
A = 20%, B = 15%, C = 10%, D = 5%
Duty Cycle
Blank = 40-60%, A= 45-55%
Input Voltage
Blank = 5.0V, 3=3.3V
ELECTRICAL SPECIFICATIONS
Frequency Range
Operating Temperature Range
Storage Temperature Range
Supply Voltage
Aging (at 25°C)
Load Drive Capability
Start Up Time
Linearity
Input Current
2.000MHz to 20.000MHz
20.001MHz to 40.000MHz
40.001MHz to 60.000MHz
No Connection
VIH: >2.0Vdc
VIL: <0.8Vdc
2.5Vdc ±2.0Vdc
2.5Vdc ±2.5Vdc
1.65Vdc ±1.65Vdc (or ±1.5Vdc
<60.000MHz
<60.000MHz
Inclusive of Operating Temperature Range, Supply
Voltage and Load
w/HCMOS Load
w/HCMOS Load
0.4Vdc to 2.4Vdc w/TTL Load; 20% to 80% of
Waveform w/HCMOS Load
@1.4Vdc w/TTL Load; @50% w/HCMOS Load
@1.4Vdc w/TTL Load or w/HCMOS Load
Revision: 2002-B
2.000MHz to 60.000MHz
0°C to 70°C / -40°C to 85°C
-55°C to 100°C
5.0Vdc ±5% or 3.3Vdc ±5%
±3ppm / year Maximum
15pF HCMOS Load
10mSeconds Maximum
±20%, ±15%, ±10%, ±5% Maximum
10mA Maximum
20mA Maximum
30mA Maximum
10mA Maximum (3.3V)
15mA Maximum (3.3V)
20mA Maximum (3.3V)
Pin 2 Tri-State Input Voltage
or
Pin 5 Tri-State Input Voltage
Pin 1 Control Voltage / Frequency Deviation
Enables Output
Enables Output
Disables Output: High Impedance
±10, ±, 30, ±50, ±100ppm Minimum
±10, ±, 30, ±50, ±100, ±150ppm Minimum
±10, ±, 30, ±50, ±100, ±150ppm Minimum
±10pSeconds Maximum
±100pSeconds Maximum
±50ppm, ±30ppm, ±20ppm
(-10°C to 70°C max.),
±15ppm
(-10°C to 70°C max.),
±10ppm
(-10°C to 60° max.)
90% of Vdd Minimum
10% of Vdd Maximum
5nSeconds Maximum
50 ±10% (Standard)
50±5% (Optional)
One Sigma Clock Jitter
Absolute Clock Jitter
Frequency Tolerance / Stability
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise Time / Fall Time
Duty Cycle
Frequency Deviation Over Control Voltage
A=±50ppm Min. / B=±100ppm Min. / C=±150ppm Min. / D=±200ppm Min. / E=±250ppm Min. /
F=±300ppm Min. / G=±350ppm Min.
MECHANICAL DIMENSIONS
5.0
Max
Metal
1.0 ±0.2
(X4 plcs.)
Marking Guide on page F3-F4
1.4 ±0.2
(X4 plcs.)
5.0
±0.2
4
1
5.08
±0.15
7.0
±0.2
Metal
1.0
±0.2
(X6 plcs.)
1.4 ±0.2
(X6 plcs.)
6
5
4
1
2
3
5.08
±0.15
7.5
Max
3
Ceramic
2.20
±0.15
Pin 2: Output
Pin 3: Supply Voltage
2
1.6
±0.2
Ceramic
Pin 1: Control Voltage (Vc)
Pin 4: Output
1.7
Max.
2.20
±0.15
Pin 3: Ground
Pin 6: Supply Voltage
Pin 1: Control Voltage (Vc)
Pin 4: Case Ground
Pin 2: Tri-State or N.C.
Pin 5: N.C. or Tristate
TEL
949-366-8700
FAX
949-366-8707
WEB
http://www.caliberelectronics.com
16 PCB antenna packages shared (from TI)
TI's PCB antenna reference design covers frequencies from 136M to 2480Mhz, and the file is in gerber format. For process parameters, please refer to the readme.txt in the file package. Attached photos...
kata RF/Wirelessly
.CC and .TV are the two most distinctive domain names
Without introducing them, what do you think of when you see .cc and .tv? What do you think of such domain names? First of all, they are two-letter domain name suffixes, which are very easy to remember...
a407705864 RF/Wirelessly
Linux environment programming: from application to kernel
"Advanced Programming in the UNIX Environment" (APUE for short) is a must-have book for almost every programmer in the Linux field. But after mastering and understanding the content of APUE, how can y...
arui1999 Download Centre
Introduction to Android compilation and development environment of Rayeager PX2 development board
Rayeager PX2 source code uses the latest Android 4.4.2_r1 system. The system compilation environment is built by referring to the relevant chapters in this chapter. Please pay special attention to the...
穿prada的008 Linux and Android
FPGA Timing Analysis Problems
I have just started learning FPGA. How can I perform FPGA timing analysis, such as setup time and hold time? Thank you....
yuechenping FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1221  1906  472  1420  918  25  39  10  29  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号