EEWORLDEEWORLDEEWORLD

Part Number

Search

87116-3000

Description
HEADER CONNECTOR,CABLE MNT,PLUG,16 CONTACTS,SKT,0.1 PITCH,IDC TERMINAL,GRAY
CategoryThe connector    The connector   
File Size148KB,2 Pages
Manufacturer3M
Websitehttp://3M.com/esd
Download Datasheet Parametric View All

87116-3000 Overview

HEADER CONNECTOR,CABLE MNT,PLUG,16 CONTACTS,SKT,0.1 PITCH,IDC TERMINAL,GRAY

87116-3000 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.24 inch
subject depth0.559 inch
body length0.98 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contactor designPREASSEM CONN
Contact to complete cooperationAU ON NI
Contact completed and terminatedNICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance1000000000 Ω
Insulator colorGRAY
insulator materialGLASS FILLED POLYESTER
Manufacturer's serial number871
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation typeCABLE
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Plating thickness30u inch
polarization keyDUAL POLARIZED
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Termination typeIDC
Total number of contacts16
Maximum wire diameter26 AWG
Minimum wire diameter28 AWG
Replacing the Camera Battery
This is an early entry-level Nikon SLR, which is now obsolete, and even the battery is out of print. Although it is an old camera with only 6 million pixels, the picture quality is still very good. Al...
王达业 Making friends through disassembly
Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP
When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...
chinatonglian Embedded System
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd18025265652 FPGA/CPLD
(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board
Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...
EEWORLD社区 MCU
Find a job!
Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...
zyc002002 Embedded System
[Xilinx Technical Q&A] Frequency of back-end placement and routing
Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1355  2841  1906  1722  471  28  58  39  35  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号