EEWORLDEEWORLDEEWORLD

Part Number

Search

3KT20/2JND1(100)

Description
Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size535KB,5 Pages
ManufacturerEaton
Download Datasheet Parametric View All

3KT20/2JND1(100) Overview

Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Black Insulator, Receptacle,

3KT20/2JND1(100) Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresNONE
Board mount optionsMOUNTING FLANGE
body width0.37 inch
subject depth0.61 inch
body length2.835 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage650VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
MIL complianceYES
Manufacturer's serial numberJND
Plug contact pitch0.1 inch
Installation option 1HOLE .125-.137
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
Plating thickness10u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.27 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts40
Evacuation force-minimum value.278 N
Source synchronous timing issues
Many ASIC peripherals now use DDR (II) SDRAM (SRAM). Due to the high data transmission rate, data signals are basically source synchronous. Many timing materials believe that there is no length limit ...
eeleader FPGA/CPLD
Digitally controlled power supply using DSP for secondary voltage regulation
[[i] This post was last edited by lrz123 on 2011-10-25 10:48[/i]]...
lrz123 DIY/Open Source Hardware
About the digital tube display problem
I have been using FPGA to make a digital clock these days, using six digital tubes for display. I used a 20M crystal oscillator and divided it to get a 1KHZ signal, and used this signal to scan the bi...
gavin_8724 FPGA/CPLD
Power supply noise
I use lithium batteries to power a microcontroller through a switching step-down power supply to collect data from a vibration sensor. However, the noise from the power supply always affects the data ...
stuwang Power technology
Why are the first four bytes of a physical sector of an SD card or USB flash drive sometimes written as RRaA by the system?
I write an identifier to the physical sector of a USB flash drive through a filter driver I wrote. I write it starting from the first digit, for example "asdd12344". But sometimes for some reason, the...
hyhjjg Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 16  199  1374  2404  1163  1  4  28  49  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号