EEWORLDEEWORLDEEWORLD

Part Number

Search

MT42L64M32D2LE-18AT:A

Description
DDR DRAM, 64MX32, CMOS, PBGA168, 12 X 12 MM, GREEN, FBGA-168
Categorystorage    storage   
File Size2MB,164 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT42L64M32D2LE-18AT:A Overview

DDR DRAM, 64MX32, CMOS, PBGA168, 12 X 12 MM, GREEN, FBGA-168

MT42L64M32D2LE-18AT:A Parametric

Parameter NameAttribute value
package instructionVFBGA,
Reach Compliance Codecompliant
ECCN codeEAR99
access modeMULTI BANK PAGE BURST
Other featuresSELF REFRESH; IT ALSO REQUIRES 1.2V NOM
JESD-30 codeS-PBGA-B168
length12 mm
memory density2147483648 bit
Memory IC TypeDDR DRAM
memory width32
Number of functions1
Number of ports1
Number of terminals168
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
organize64MX32
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Package shapeSQUARE
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
Maximum seat height1 mm
self refreshYES
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch0.5 mm
Terminal locationBOTTOM
width12 mm
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Features
Mobile LPDDR2 SDRAM
MT42L128M16D1, MT42L64M32D1, MT42L64M64D2,
MT42L128M32D2, MT42L256M32D4, MT42L128M64D4
MT42L96M64D3, MT42L192M32D3
Features
• Ultra low-voltage core and I/O power supplies
– V
DD2
= 1.14–1.30V
– V
DDCA
/V
DDQ
= 1.14–1.30V
– V
DD1
= 1.70–1.95V
• Clock frequency range
– 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
• Four-bit prefetch DDR architecture
• Eight internal banks for concurrent operation
• Multiplexed, double data rate, command/address
inputs; commands entered on every CK edge
• Bidirectional/differential data strobe per byte of
data (DQS/DQS#)
• Programmable READ and WRITE latencies (RL/WL)
• Programmable burst lengths: 4, 8, or 16
• Per-bank refresh for concurrent operation
• On-chip temperature sensor to control self refresh
rate
• Partial-array self refresh (PASR)
• Deep power-down mode (DPD)
• Selectable output drive strength (DS)
• Clock stop capability
• RoHS-compliant, “green” packaging
Table 1: Key Timing Parameters
Speed
Grade
-18
2
-25
-3
Clock
Rate
(MHz)
533
400
333
Data Rate
(Mb/s/pin) RL WL
1066
800
667
8
6
5
4
3
2
Options
• V
DD2
: 1.2V
• Configuration
– 16 Meg x 16 x 8 banks x 1 die
– 8 Meg x 32 x 8 banks x 1 die
– 8 Meg x 32 x 8 banks x 2 die
– 16 Meg x 16 x 8 banks x 4 die
– 8 Meg x 32 x 8 banks x 2 die
– 8 Meg x 32 x 8 banks x 3 die
– 8 Meg x 32 x 8 banks x 4 die
– 16 Meg x 16 x 8 banks x 2 die +
8 Meg x 32 x 8 banks x 1 die
• Device type
– LPDDR2-S4, 1 die in package
– LPDDR2-S4, 2 die in package
– LPDDR2-S4, 3 die in package
– LPDDR2-S4, 4 die in package
• FBGA“green” package
– 134-ball FBGA (11mm x 11.5mm)
– 134-ball FBGA (11.5mm x 11.5mm)
– 168-ball FBGA (12mm x 12mm)
– 168-ball FBGA (12mm x 12mm)
– 168-ball FBGA (12mm x 12mm)
– 216-ball FBGA (12mm x 12mm)
– 216-ball FBGA (12mm x 12mm)
– 216-ball FBGA (12mm x 12mm)
– 220-ball FBGA (14mm x 14mm)
– 220-ball FBGA (14mm x 14mm)
• Timing – cycle time
– 1.875ns @ RL = 8
– 2.5ns @ RL = 6
– 3.0ns @ RL = 5
• Operating temperature range
– From –25°C to +85°C
– From –40°C to +105°C
• Revision
Notes:
Marking
L
128M16
64M32
128M32
256M32
64M64
96M64
128M64
192M32
D1
D2
D3
D4
MH
MG
KL
LE
KP
KH
KJ
KU
MP
LD
-18
2
-25
-3
IT
AT
:A
t
RCD/
t
RP
1
Typical
Typical
Typical
1. For fast
t
RCD/
t
RP, contact factory.
2. For -18 speed grade, contact factory.
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
Please look at this program.
[code] --When a group of data arrives, it is required to detect the two bytes 55 and AA, and then save the N bytes after the two bytes--After I detect the two data 55 and aa in this program, I pull up...
pinggougou FPGA/CPLD
Samsung S3C241O interrupt problem
I'm learning Huaheng ARM9 recently, and I'm using Samsung S3C2410. When I was dealing with the interrupt problem, I encountered a problem. I'd like to ask for your help. The problems are as follows: 1...
jery2005 Embedded System
51 single chip microcomputer and color touch screen problem, please help
Can the 51 microcontroller use a 7-inch color touch screen? Please help, thank you!...
qiyueasdf 51mcu
I want to learn TPMS system, please give me some advice, I am a newbie
I want to learn about TPMS system. Please give me some advice. I am a rookie. I am very curious about this project and want to learn it. I don’t know a lot of knowledge. I can say that I have no exper...
巧爱 Automotive Electronics
PCI9054's BAR base address changes automatically?
Dear experts, I would like to ask you a question: After I wrote to the local terminal through BAR2 of 9054 (successfully), the base address of BAR2 changed from E2020000 to E2000000 (and BAR3 changed ...
爱车的人 Embedded System
Yesterday, a friend sent me a screenshot of QQ.
I was shocked:L...
banana Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2056  1044  2685  2617  690  42  22  55  53  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号