54112-114-26-1950 datasheet, PDF

54112-114-26-1950: DescriptionBoard Connector, 26 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator; CategoryThe connector The connector; File Size93KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-114-26-1950 Overview

Board Connector, 26 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.768 inch
body length	1.3 inch
Connector type	BOARD CONNECTOR
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	26

PDS: Rev :K

STATUS:Released

Printed: Dec 24, 2014

Zigbee link problem: I would like to ask, after a terminal joins a network established by a coordinator, is there any way to exit this network and request to join another network? What method is used to distinguish betwee...; 设计人生 RF/Wirelessly

How to display characters on FPGA's VGA: How to display characters on FPGA's VGA...; 金鱼588 FPGA/CPLD

【Reprint】How to download the source code of android4.4: [b][font=Calibri][size=24px]Android[/size][/font]Latest source code ([font=Calibri]4.4.2_r1[/font]version or above) download[/b][p=26, null, left][color=#333333][font=Arial]Reference: [url=http://sour...; gooogleman Embedded System

FPGA Design Series Video Tutorial (Very Detailed~~): Top-level test verilog module in FPGA design (Zhixin Technology FPGA Training Academy)[flash]http://www.tudou.com/v/7BrEfi3aVv0/autoPlay=true/v.swf[/flash]...; soso FPGA/CPLD

【CH579M-R1】+ Construction and use of development environment: The eagerly awaited development board finally arrived in the sunset glow! In addition to the CH579M-R1 development board, it also comes with a USB cable, as shown in Figure 1.Figure 1 Development boar...; jinglixixi Domestic Chip Exchange

[BB Contest] Part 1 - Selection of Smart Car Devices: Use BBB to control the car? It looks simple, but it is still a bit troublesome to do. The first problem encountered is how to add eyes to BBB - that is, what we call a camera. Unfortunately, my LINUX ...; youki12345 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components