EEWORLDEEWORLDEEWORLD

Part Number

Search

DS17485-3

Description
Real Time Clock, Volatile, 1 Timer(s), CMOS, PDIP24, DIP-24
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size940KB,32 Pages
ManufacturerDALLAS
Websitehttp://www.dalsemi.com
Download Datasheet Parametric Compare View All

DS17485-3 Online Shopping

Suppliers Part Number Price MOQ In stock  
DS17485-3 - - View Buy Now

DS17485-3 Overview

Real Time Clock, Volatile, 1 Timer(s), CMOS, PDIP24, DIP-24

DS17485-3 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerDALLAS
package instructionDIP-24
Reach Compliance Codeunknow
maximum clock frequency0.032 MHz
External data bus width8
Information access methodsPARALLEL, MUXED BUS
interrupt capabilityY
JESD-30 codeR-PDIP-T24
JESD-609 codee0
Number of terminals24
Number of timers1
On-chip data RAM width8
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency0.032768 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.6
Package shapeRECTANGULAR
Package formIN-LINE
power supply3 V
Certification statusNot Qualified
RAM (number of words)4210
Maximum slew rate30 mA
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
shortest timeSECONDS
VolatileYES
uPs/uCs/peripheral integrated circuit typeTIMER, REAL TIME CLOCK
Base Number Matches1

DS17485-3 Related Products

DS17485-3 DS17485N-3 DS17485N-5
Description Real Time Clock, Volatile, 1 Timer(s), CMOS, PDIP24, DIP-24 Real Time Clock, Volatile, 1 Timer(s), CMOS, PDIP24, DIP-24 Real Time Clock, Volatile, 1 Timer(s), CMOS, PDIP24, DIP-24
Is it Rohs certified? incompatible incompatible incompatible
Maker DALLAS DALLAS DALLAS
package instruction DIP-24 DIP-24 DIP-24
Reach Compliance Code unknow unknow unknow
maximum clock frequency 0.032 MHz 0.032 MHz 0.032 MHz
External data bus width 8 8 8
Information access methods PARALLEL, MUXED BUS PARALLEL, MUXED BUS PARALLEL, MUXED BUS
interrupt capability Y Y Y
JESD-30 code R-PDIP-T24 R-PDIP-T24 R-PDIP-T24
JESD-609 code e0 e0 e0
Number of terminals 24 24 24
Number of timers 1 1 1
Maximum operating temperature 70 °C 85 °C 85 °C
Minimum operating temperature - -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP DIP
Encapsulate equivalent code DIP24,.6 DIP24,.6 DIP24,.6
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE
power supply 3 V 3 V 5 V
Certification status Not Qualified Not Qualified Not Qualified
Maximum supply voltage 3.3 V 3.3 V 5.5 V
Minimum supply voltage 2.7 V 2.7 V 4.5 V
Nominal supply voltage 3 V 3 V 5 V
surface mount NO NO NO
technology CMOS CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL
shortest time SECONDS SECONDS SECONDS
Volatile YES YES YES
uPs/uCs/peripheral integrated circuit type TIMER, REAL TIME CLOCK TIMER, REAL TIME CLOCK TIMER, REAL TIME CLOCK
Base Number Matches 1 1 1
msp430g2553TACCTL0 cannot enter interrupt
Use launchpad to capture external pulses; TACTL is used as timing clock, and TACCTL0 captures pulses; but the capture interrupt can never be entered. The external pulse is provided by the signal gener...
断桥 Microcontroller MCU
How should I deal with the warnings I encountered during QUARTUS simulation? Please continue to help me~~~~
1.Warning: Can't display state machine states -- register holding state machine bit "|times|t_state.t0" was synthesized away 2.Warning: Ignored node vector in source file. Cannot find corresponding no...
wangdj1107 FPGA/CPLD
Recruiting WinCE embedded engineers, hardware engineers
Our company is a newly established company with a strong market, but we are in need of a group of experienced, passionate and entrepreneurial technicians to join us. We will give developers great free...
richpowerHK Embedded System
System Tasks in Verilog
I spent a long time looking at system tasks, but there is one thing I don't understand, which is what role does the system task play when simulating with Quartus? Can I comment out the system tasks in...
wall_e FPGA/CPLD
Soft start circuit of switching power supply
Soft start circuit of switching power supplyThe input circuit of the switching power supply mostly adopts a rectifier plus capacitor filter circuit. At the moment of closing the input circuit, since t...
zbz0529 Power technology
winpcap for wince
Has anyone solved the "Windows CE failed to load the packet capture driver" problem of winpcap for wince?...
greenmilan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1144  2032  1248  1624  18  24  41  26  33  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号