SN74ALS33AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74ALS33AN

SN74ALS33AN: DescriptionLogic Gates Quad 2-input Positive-NOR buffer; Categorylogic logic; File Size401KB，12 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74ALS33AN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74ALS33AN	-	-	View	Buy Now

SN74ALS33AN Overview

Logic Gates Quad 2-input Positive-NOR buffer

SN74ALS33AN Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	compli
Factory Lead Time	1 week
Samacsys Descripti	QUAD 2IN POS NOR BUFFER
Other features	IOH = 0.1MA @ VOH = 5.5V; IOL = 24MA @ VOL = 0.5V
series	ALS
JESD-30 code	R-PDIP-T14
JESD-609 code	e4
length	19.305 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NOR GATE
MaximumI(ol)	0.024 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-COLLECTOR
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	9 mA
Prop。Delay @ Nom-Su	33 ns
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

SN74ALS33AN Related Products

	SN74ALS33AN	SN74ALS33AD	SN74ALS33ADE4	SN74ALS33ANE4
Description	Logic Gates Quad 2-input Positive-NOR buffer	Logic Gates Quad 2-input Positive-NOR buffer	Logic Gates Quad 2-input Positive-NOR buffer	Logic Gates Quad 2-input Positive-NOR buffer
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	DIP	SOIC	SOIC	DIP
package instruction	DIP, DIP14,.3	SOP, SOP14,.25	SOP, SOP14,.25	DIP, DIP14,.3
Contacts	14	14	14	14
Reach Compliance Code	compli	compli	compli	compli
Other features	IOH = 0.1MA @ VOH = 5.5V; IOL = 24MA @ VOL = 0.5V	IOH = 0.1MA @ VOH = 5.5V; IOL = 24MA @ VOL = 0.5V	IOH = 0.1MA @ VOH = 5.5V; IOL = 24MA @ VOL = 0.5V	IOH = 0.1MA @ VOH = 5.5V; IOL = 24MA @ VOL = 0.5V
series	ALS	ALS	ALS	ALS
JESD-30 code	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14
JESD-609 code	e4	e4	e4	e4
length	19.305 mm	8.65 mm	8.65 mm	19.305 mm
Logic integrated circuit type	NOR GATE	NOR GATE	NOR GATE	NOR GATE
MaximumI(ol)	0.024 A	0.024 A	0.024 A	0.024 A
Number of functions	4	4	4	4
Number of entries	2	2	2	2
Number of terminals	14	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Output characteristics	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	SOP	DIP
Encapsulate equivalent code	DIP14,.3	SOP14,.25	SOP14,.25	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
method of packing	TUBE	TUBE	TUBE	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	260	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	9 mA	9 mA	9 mA	9 mA
Prop。Delay @ Nom-Su	33 ns	33 ns	33 ns	33 ns
propagation delay (tpd)	12 ns	12 ns	12 ns	33 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO
Maximum seat height	5.08 mm	1.75 mm	1.75 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO
technology	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	3.9 mm	3.9 mm	7.62 mm
Factory Lead Time	1 week	1 week	1 week	-
Load capacitance (CL)	50 pF	50 pF	50 pF	-

Recommended Resources

One of the "ding dong" sound electronic doorbell circuits

Several other phase sequence discriminator circuits b

Battery charge regulator circuit diagram

Additional circuitry to expand multimeter test capabilities

Dry battery charger circuit

Cold junction compensation isolated output thermocouple temperature measurement circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components