EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-205AJ25YGNDB123

Description
D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size124KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-205AJ25YGNDB123 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

D-SUB-205AJ25YGNDB123 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT,HEX-SCREWS
body width0.492 inch
subject depth0.492 inch
body length2.091 inch
Body/casing typePLUG
Contact to complete cooperationAU ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorBLACK
insulator materialPOLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number205
Plug contact pitch0.109 inch
Match contact row spacing0.112 inch
Installation option 1#4-40
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thicknessFLASH inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceNICKEL
Shell materialSTEEL
Terminal length0.125 inch
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts25
Let's go and learn FPGA with Xiaomei~~
:pleased:Here is Xiao Meige's summary post on in-depth study of FPGA~~ Don't miss it if you want to learn FPGA knowledge~~ [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=485869&fromuid=5...
okhxyyo FPGA/CPLD
Why does the output signal of an active low-pass filter have a phase shift compared to the input signal before the cutoff frequency?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:47 [/i] Why does the output signal of an active low-pass filter have a phase shift compared to the input signal before the cutoff frequency?...
yangsai9029 Electronics Design Contest
Android application development
Haha, please send me a PPT of the popular Android application developmentBy the way, the Freescale i.MX5x series is very cool to run Android, but it's a pity that I don't have time to play with it....
bluehacker NXP MCU
I want to apply to be a moderator of the basic programming section
I quit the 51 forum moderator because my current job and the things I care about are too far away from it. Now I am applying to be the moderator of the basic programming forum. The main reasons are as...
辛昕 Programming Basics
[National Technology N32G457 Review] 8 Solve the problem of unsuccessful SPI and CAN device mounting
[i=s]This post was last edited by lugl4313820 on 2022-1-27 20:50[/i]I tested it this morning and enabled SPI and CAN according to the tutorial, but I didn't see the spi and CAN devices in the device m...
lugl4313820 Domestic Chip Exchange
High bandwidth + high current + high voltage ATA-214 high voltage amplifier
High bandwidth + high current + high voltage ATA-214 high voltage amplifier...
aigtekatdz Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1946  103  1733  892  1736  40  3  35  18  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号