AM26LV400BT-55RSD datasheet, PDF

Datasheet> All Categories > storage> AM26LV400BT-55RSD

AM26LV400BT-55RSD: Description512K X 8 FLASH 3V PROM, 70 ns, PDSO48; Categorystorage; File Size828KB，48 Pages; ManufacturerSPANSION; Websitehttp://www.spansion.com/

Download Datasheet Parametric View All

AM26LV400BT-55RSD Overview

512K X 8 FLASH 3V PROM, 70 ns, PDSO48

AM26LV400BT-55RSD Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	48
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Rated supply voltage	3 V
Minimum supply/operating voltage	2.7 V
Maximum supply/operating voltage	3.6 V
Processing package description	TSOP-48
state	Transferred
ccess_time_max	70 ns
jesd_30_code	R-PDSO-G48
storage density	4.19E6 bit
Memory IC type	FLASH
memory width	8
Number of digits	524288 words
Number of digits	512K
operating mode	ASYNCHRONOUS
organize	512KX8
Packaging Materials	PLASTIC/EPOXY
ckage_code	TSOP1
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE
serial parallel	PARALLEL
gramming_voltage__v_	3
qualification_status	COMMERCIAL
seated_height_max	1.2 mm
surface mount	YES
Craftsmanship	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	DUAL
length	18.4 mm
width	12 mm
dditional_feature	CONFG AS 256K X 16; EMBEDDED ALGORITHMS; 20 YEAR DATA RETENTION; TOP BOOT BLOCK

Preview

Download Datasheet

View All

Am29LV400B

Data Sheet

RETIRED

PRODUCT

This product has been retired and is not available for designs. For new and current designs,

S29AL004D supersedes Am29LV400B and is the factory-recommended migration path. Please refer

to the S29AL004D datasheet for specifications and ordering information. Availability of this docu-

ment is retained for reference and historical purposes only.

The following document contains information on Spansion memory products.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any

changes that have been made are the result of normal data sheet improvement and are noted in the

document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.

Publication Number

21523

Revision

Amendment

Issue Date

December 4, 2006

D A T A

S H E E T

TABLE OF CONTENTS

Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 4

Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 5

Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 6

Special Handling Instructions for (FBGA) ......................................7

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 8

Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 9

Table 1. Am29LV400B Device Bus Operations ......................................9

Table 6. Write Operation Status ........................................................... 23

Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 24

Figure 7. Maximum Negative Overshoot Waveform............................. 24

Figure 8. Maximum Positive Overshoot Waveform .............................. 24

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 25

Figure 9. I

CC1

Current vs. Time (Showing Active and Automatic

Sleep Currents)..................................................................................... 26

Figure 10. Typical I

CC1

vs. Frequency................................................... 26

Word/Byte Configuration ................................................................9

Requirements for Reading Array Data ...........................................9

Writing Commands/Command Sequences .................................. 10

Program and Erase Operation Status .......................................... 10

Standby Mode .............................................................................. 10

Automatic Sleep Mode ................................................................. 10

RESET#: Hardware Reset Pin ..................................................... 10

Output Disable Mode ................................................................... 11

Table 2. Am29LV400BT Top Boot Sector Address Table .....................11

Table 3. Am29LV400BB Bottom Boot Sector Address Table ...............11

Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Figure 11. Test Setup ........................................................................... 27

Table 7. Test Specifications .................................................................. 27

Figure 12. Input Waveforms and Measurement Levels ........................ 27

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 28

Read Operations .......................................................................... 28

Figure 13. Read Operations Timings.................................................... 28

Hardware Reset (RESET#) .......................................................... 29

Figure 14. RESET# Timings ................................................................. 29

Autoselect Mode .......................................................................... 12

Table 4. Am29LV400B Autoselect Codes (High Voltage Method) ........12

Word/Byte Configuration (BYTE#) ............................................. 30

Figure 15. BYTE# Timings for Read Operations .................................. 30

Figure 16. BYTE# Timings for Write Operations .................................. 30

Sector Protection/Unprotection .................................................... 12

Figure 1. In-System Sector Protect/Unprotect Algorithms .................... 13

Erase/Program Operations .......................................................... 31

Figure 17. Program Operation Timings ................................................

Figure 18. Chip/Sector Erase Operation Timings .................................

Figure 19. Data# Polling Timings (During Embedded Algorithms) .......

Figure 20. Toggle Bit Timings (During Embedded Algorithms) ............

Figure 21. DQ2 vs. DQ6 .......................................................................

Figure 22. Temporary Sector Unprotect Timing Diagram.....................

Figure 23. Sector Protect/Unprotect Timing Diagram...........................

Figure 24. Alternate CE# Controlled Write Operation Timings .............

Temporary Sector Unprotect ........................................................ 14

Figure 2. Temporary Sector Unprotect Operation................................. 14

Hardware Data Protection ............................................................ 14

Low V

Write Inhibit .................................................................... 14

Write Pulse “Glitch” Protection ..................................................... 14

Logical Inhibit ............................................................................... 14

Power-Up Write Inhibit ................................................................. 14

Command Definitions . . . . . . . . . . . . . . . . . . . . . 15

Reading Array Data ...................................................................... 15

Reset Command .......................................................................... 15

Autoselect Command Sequence .................................................. 15

Word/Byte Program Command Sequence ................................... 15

Unlock Bypass Command Sequence ........................................... 16

Figure 3. Program Operation ................................................................ 16

Chip Erase Command Sequence ................................................. 16

Sector Erase Command Sequence .............................................. 17

Erase Suspend/Erase Resume Commands ................................ 17

Figure 4. Erase Operation..................................................................... 18

Table 5. Am29LV400B Command Definitions .......................................19

Write Operation Status . . . . . . . . . . . . . . . . . . . . 20

DQ7: Data# Polling ...................................................................... 20

Figure 5. Data# Polling Algorithm ......................................................... 20

RY/BY#: Ready/Busy# ................................................................. 21

DQ6: Toggle Bit I .......................................................................... 21

DQ2: Toggle Bit II ......................................................................... 21

Reading Toggle Bits DQ6/DQ2 .................................................... 21

DQ5: Exceeded Timing Limits ...................................................... 22

DQ3: Sector Erase Timer ............................................................. 22

Figure 6. Toggle Bit Algorithm............................................................... 22

Erase And Programming Performance. . . . . . . . 39

Latchup Characteristics . . . . . . . . . . . . . . . . . . . 39

TSOP And SO Pin Capacitance . . . . . . . . . . . . . 39

BGA Ball Capacitance . . . . . . . . . . . . . . . . . . . . . 40

Data Retention . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

TS 048—48-Pin Standard TSOP ................................................. 41

TSR048—48-Pin Reverse TSOP ................................................. 42

FBA048—48-ball Fine-Pitch Ball Grid Array (FBGA)

6 x 8 mm package ........................................................................ 43

SO 044—44-Pin Small Outline Package ..................................... 44

Revision A (January 1998) ........................................................... 45

Revision B (July 1998) ................................................................. 45

Revision B+1 (August 1998) ........................................................ 45

Revision C (January 1999) ........................................................... 45

Revision C+1 (July 2, 1999) ......................................................... 45

Revision D (January 3, 1999) ....................................................... 45

Revision D+1 (November 8, 2000) ............................................... 45

Revision D+2 (October 30, 2003) ................................................ 45

Revision D+3 (December 13, 2005) ............................................. 45

Revision D4 (December 4, 2006) ................................................. 45

December 4, 2006 21523D4

Am29LV400B

Recommended Resources

High current voltage regulator circuit

Electric fan 0 to 24 hours digital display timer circuit

Alarm self-locking circuit

Pulse generator circuit diagram

Temperature frequency conversion circuit

Electronic combination lock 2

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components