54122-107-37-1600 datasheet, PDF

54122-107-37-1600: DescriptionBoard Connector, 74 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-107-37-1600 Overview

Board Connector, 74 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.63 inch
body length	3.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	74

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP: When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...; chinatonglian Embedded System

Do you know the eight important knowledge points of FPGA design?: 1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...; xyd18025265652 FPGA/CPLD

(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board: Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...; EEWORLD社区 MCU

Find a job!: Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...; zyc002002 Embedded System

[Xilinx Technical Q&A] Frequency of back-end placement and routing: Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...; eeleader FPGA/CPLD

Analysis of the Principle of Radio Frequency Identification Technology: [i] Radio frequency identification (RFID) technology has the characteristics of non-contact, fast reading speed and no wear compared to traditional magnetic card and IC card technology. It has develop...; songbo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components