EEWORLDEEWORLDEEWORLD

Part Number

Search

3941X7R685K1NGA

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 6.8uF, Surface Mount, 3941, CHIP
CategoryPassive components    capacitor   
File Size132KB,2 Pages
ManufacturerPresidio Components Inc
Websitewww.presidiocomponents.com
Download Datasheet Parametric View All

3941X7R685K1NGA Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 6.8uF, Surface Mount, 3941, CHIP

3941X7R685K1NGA Parametric

Parameter NameAttribute value
package instruction, 3941
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance6.8 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial number3941
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PLASTIC, 13 INCH
positive tolerance10%
Rated (DC) voltage (URdc)25 V
size code3941
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceGOLD
Terminal shapeWRAPAROUND
Other Available Sizes
The chart below shows additional sizes available from our factory.
Dimensions
7169 Construction Court, San Diego, CA 92121 USA • Tel: 858-578-9390 • Fax: 800-538-3880 or 858-578-6225
Web: www.presidiocomponents.com • Email: info@presidiocomponents.com
Brushless DC motor does not rotate
[code]/* MAIN.C file * * Copyright (c) 2002-2005 STMicroelectronics */ /* MAIN.C file Summary: 1. PD7 delays reversal to indicate system operation. 2. Power on, commutate according to the specified PW...
thor1991 stm32/stm8
FPGA design experience (Xi'an Datang Telecom)
Friends related to communications can take a look?...
unbj FPGA/CPLD
Could you please tell me whether TI has officially provided the test program for matrix operations of DSP C2000?
Does TI officially provide a test program for matrix operations?...
939561900 Microcontroller MCU
Altera's TimeQuest input delay min and max values
Can the min and max values of Altera's TimeQuest's input delay be understood as the approximate time range for data to reach the FPGA from the previous-level chip through the PCB routing?...
eeleader FPGA/CPLD
Some thoughts after watching the movie -------Advent
[size=4] I just finished watching this movie and I’m writing about it while I’m still hot. [/size] [size=4] I watched a movie called Arrival with the help of EEworld. It’s not that sci-fi, and it’s no...
ywlzh Talking
Please teach me a peak detection circuit composed of an op amp
The circuit schematic is shown below: The input is a 400kHz half-sine wave signal, Vmax=5.8V, Vmin=-0.4V 1. Is LM393 used as a comparator here? I don't know how to analyze the diode. 2. The op amp at ...
yaoyong Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 443  900  2047  1438  53  9  19  42  29  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号