Preliminary Technical Data
FEATURES
5Ω Max On Resistance
0.5Ω Max On Resistance Flatness
33 V Supply Maximum Ratings
Fully specified at ±15V/12V/±5V
3V Logic Compatible Inputs
Rail-to-Rail Operation
Break-Before-Make Switching Action
16-Lead TSSOP Packages
Typical Power Consumption (< 0.03 µW)
5Ω
Μax
Ron, 4-/8-Channel
±15V/12V/±5V Multiplexers
ADG1408/ADG1409
FUNCTIONAL BLOCK DIAGRAMS
ADG1408
S1
S1A
DA
S4A
D
S1B
DB
S8
S4B
1 OF 8
DECODER
1 OF 4
DECODER
ADG1409
APPLICATIONS
Relay Replacement
Audio and Video Routing
Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Systems
Sample-and-Hold Systems
Communication Systems
A0 A1
A2 EN
A0
A1
EN
SWITCHES SHOWN FOR A “1” LOGIC INPUT
GENERAL DESCRIPTION
The ADG1408 and ADG1409 are monolithic CMOS analog
multiplexers comprising eight single channels and four
differential channels, respectively. The ADG1408 switches one
of eight inputs to a common output as determined by the 3-bit
binary address lines A0, A1, and A2. The ADG1409 switches
one of four differential inputs to a common differential output
as determined by the 2-bit binary address lines A0 and A1. An
EN input on both devices is used to enable or disable the device.
When disabled, all channels are switched OFF.
The ADG1408/ADG1409 are designed on an enhanced CMOS
process that provides low power dissipation yet gives high
switching speed and low on resistance. Each channel conducts
equally well in both directions when ON and has an input
signal range that extends to the supplies. In the OFF condition,
signal levels up to the supplies are blocked. All channels exhibit
break-before- make switching action, preventing momentary
shorting when switching channels. Inherent in the design is low
charge injection for minimum transients when switching the
digital inputs.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5Ω Max On Resistance
0.5Ω Max On Resistance Flatness
3V Logic Compatible Digital Input
V
IH
= 2.0V, V
IL
= 0.8V
16 Lead TSSOP package
RevPrA
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
©
2004
Analog Devices, Inc. All rights reserved.
2003
©
ADG1408/ADG1409
TABLE OF CONTENTS
ADG1408/ADG1409—Specifications ........................................... 3
Dual Supply ................................................................................... 3
Single Supply ................................................................................. 4
Absolute Maximum Ratings............................................................ 7
ESD Caution.................................................................................. 7
Pin Configurations (TSSOP) .......................................................... 8
Preliminary Technical Data
Terminology .......................................................................................9
Typical Performance Characteristics ........................................... 10
Test Circuits..................................................................................... 12
Outline Dimensions ....................................................................... 15
Ordering Guide............................................................................... 16
REVISION HISTORY
RevPr. A | Page 2 of 16
Preliminary Technical Data
ADG1408/ADG1409—SPECIFICATIONS
DUAL SUPPLY
1
Table 1. V
DD
= +15 V ± 10%, V
SS
= –15 V ± 10%, GND = 0 V, unless otherwise noted.
Parameter
ANALOG SWITCH
Analog Signal Range
R
ON
R
ON
Flatness
∆R
ON
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
ADG1408
ADG1409
Channel ON Leakage I
D,
I
S
(ON)
ADG1408
ADG1409
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
C
IN
, Digital Input Capacitance
DYNAMIC CHARACTERISTICS
2
t
TRANSITION
±0.01
±0.5
±1
±1
±1
±1
±2.5
±100
±50
±100
±50
2.0
0.8
±0.005
±0.5
5
80
120
250
T
BBM
t
ON
(EN)
t
OFF
(EN)
Charge Injection
OFF Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion, THD +
N
-3dB Bandwidth
C
S
(OFF)
C
D
(OFF)
10
85
150
40
20
75
85
0.002
50
15
10
125
225
65
150
120
250
10
1
125
225
65
150
20
±0.5
±50
±100
±50
±100
±50
2.0
0.8
nA typ
nA max
nA max
nA max
nA max
nA max
V min
V max
µA max
µA max
pF typ
ns typ
ns max
ns typ
ns min
ns typ
ns max
ns typ
ns max
pC typ
dB typ
dB typ
% typ
MHz
typ
pF typ
0.5
0.5
+25ºC
−40ºC to
+85ºC
−40ºC to
+125ºC
V
SS
to V
DD
3
4
5
5
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
ADG1408/ADG1409
Test Conditions/Comments
V
D
= ±10 V, I
S
=
−10
mA
V
D
= +10 V,
−10
V
V
D
= +10 V,
−10
V
V
D
= ±10 V, V
S
=
−10
V;
Test Circuit 2
±0.5
V
D
= ±10 V; V
S
= ±10 V;
Test Circuit 3
V
S
= V
D
= ±10 V;
Test Circuit 4
V
IN
= V
INL
or V
INH
R
L
= 300 Ω, C
L
= 35 pF;
V
S1
= ±10 V, V
S8
= ±10 V;
Test Circuit 5
R
L
= 300 Ω, C
L
= 35 pF;
V
S
= 10 V; Test Circuit 6
R
L
= 300 Ω C
L
= 35 pF;
V
S
= 5 V; Test Circuit 7
R
L
= 300 Ω, C
L
= 35 pF;
V
S
= 5 V; Test Circuit 7
V
S
= 0 V, R
S
= 0 Ω, C
L
= 10 nF; Test Circuit
8
R
L
= 1 kΩ, f = 100 kHz;
V
EN
= 0 V; Test Circuit 9
RL = 1 kΩ, f = 100 kHz;
Test Circuit 10
R
L
= 600 Ω, 5Vrms; f=20Hz to 20kHz
R
L
= 300 Ω, C
L
= 5 pF; Test Circuit 10
Test Circuit 10
f = 1 MHz
f = 1 MHz
Rev. B | Page 3 of 16
Preliminary Technical Data
Parameter
OFF Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion, THD + N
-3dB Bandwidth
C
S
(OFF)
C
D
(OFF)
ADG1408
ADG1409
C
D
, C
S
(ON)
ADG1408
ADG1409
POWER REQUIREMENTS
I
DD
I
DD
+25ºC
–75
85
0.002
50
15
100
50
150
75
1
5
150
300
1
5
−40ºC to +85ºC
−40ºC to +125ºC
Unit
dB typ
dB typ
% typ
MHz typ
pF typ
pF typ
pF typ
f = 1 MHz
pF typ
pF typ
µA typ
µA max
µA typ
µA max
ADG1408/ADG1409
Test Conditions/Comments
Test Circuit 8
R
L
= 1 kΩ f = 100 kHz;
V
EN
= 0 V; Test Circuit 9
R
L
= 1 kΩ, f = 100 kHz;
Test Circuit 10
R
L
= 600 Ω, 5Vrms; f=20Hz to 20kHz
R
L
= 300 Ω, C
L
= 5 pF; Test Circuit 10
f = 1 MHz
f = 1 MHz
V
DD
= 13.2V
Digital Inputs= 0 V or V
DD
Digital Inputs= 5
1
2
Temperature ranges are as follows: B Version: –40°C to +85° ; T Version: –55°C to +125°.
Guaranteed by design, not subject to production test.
DUAL SUPPLY
1
Table 3. V
DD
= +5 V ± 10%, V
SS
= –5 V ± 10%, GND = 0 V, unless otherwise noted.
Parameter
ANALOG SWITCH
Analog Signal Range
R
ON
∆R
ON
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
ADG1408
ADG1409
Channel ON Leakage I
D,
I
S
(ON)
ADG1408
ADG1409
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
C
IN
, Digital Input Capacitance
DYNAMIC CHARACTERISTICS
2
t
TRANSITION
+25ºC
−40ºC to
+85ºC
−40ºC to
+125ºC
V
SS
to V
DD
6
7
0.5
8
10
Unit
V
Ω typ
Ω max
Ω max
Test Conditions/Comments
V
D
= ±3.3 V, I
S
=
−10
mA
V
D
= +3.3 V,
−3.3
V
V
D
= ±3.3 V, V
S
=
−3.3
V;
Test Circuit 2
V
D
= ±3.3. V; V
S
= ±3.3 V;
Test Circuit 3
V
S
= V
D
= ±3.3 V;
Test Circuit 4
±0.01
±0.5
±1
±1
±1
±1
±2.5
±100
±50
±100
±50
2.0
0.8
±0.005
±0.5
5
120
120
±0.5
±50
±100
±50
±100
±50
2.0
0.8
nA typ
nA max
nA max
nA max
nA max
nA max
V min
V max
µA max
µA max
pF typ
ns typ
V
IN
= V
INL
or V
INH
R
L
= 300 Ω, C
L
= 35 pF;
Rev. B | Page 5 of 16
Integrated technical exchanges
京公网安备 11010802033920号
EEWORLD
