EEWORLDEEWORLDEEWORLD

Part Number

Search

XCTN2003090AC

Description
RES NET,THIN FILM,309 OHMS,100WV,.2% +/-TOL,-50,50PPM TC,0303 CASE
CategoryPassive components    The resistor   
File Size118KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

XCTN2003090AC Overview

RES NET,THIN FILM,309 OHMS,100WV,.2% +/-TOL,-50,50PPM TC,0303 CASE

XCTN2003090AC Parametric

Parameter NameAttribute value
package instructionSMT, 0303
Reach Compliance Codeunknown
ECCN codeEAR99
structureChip
Manufacturer's serial numberCTN
Network TypeCenter Tap
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.762 mm
Package formSMT
Package width0.762 mm
method of packingTray
Rated power dissipation(P)0.25 W
GuidelineMIL-STD-883
resistance309 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesCTN
size code0303
Temperature Coefficient-50,50 ppm/°C
Tolerance0.2%
Operating Voltage100 V
CTN
Vishay Electro-Films
Nichrome Thin Film, Center Tapped Resistors
CHIP
RESISTORS
FEATURES
Wire bondable
Product may not
be to scale
Center tap feature
Chip size: 0.030 inches square
Resistance range total: 10
Ω
to 1 MΩ
Ratio tolerances to: 0.1 %
Resistor material: Nichrome
Oxidized silicon substrate for good power dissipation
The CTN series is a center tapped nichrome resistor chip
providing excellent stability at 250 mW power levels. The
CTN offers the designer flexibility in use as either a single
value resistor or as two resistors with a center tap feature.
The CTNs six bonding pads allows the user increased layout
flexibility.
The CTNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The CTNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
APPLICATIONS
The CTN center-tapped resistor chips are used mainly in feedback circuits of amplifiers where ratio matching, high power and
tracking between two resistors is critical.
Recommended for Hermetic environment where die is not exposed to moisture.
For low values, the resistance of the six bonding-pad configurations can vary, depending on the method of measurement used.
Vishay EFI measures low-value resistors by the four wire Kelvin technique.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.5 %
0.1 %
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
PROCESS CODE
CLASS H*
203
202
200
201
*MIL-PRF-38534 inspection criteria
1 MΩ
CLASS K*
263
262
260
261
10
Ω
100
Ω
200
Ω
1 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
TCR Tracking Between Halves (R
A
/R
B
)
Center Tap Ratio,
R
A
/R
B
Tolerance
Noise, MIL-STD-202, Method 308, 100
Ω
- 250 kΩ
Stability, 1000 h, + 125 °C, 125 mW
Operating Temperature Range
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
* 20 ppm/°C for
R
< 20
www.vishay.com
76
For technical questions, contact: efi@vishay.com
Document Number: 61024
Revision: 12-Mar-08
± 2 ppm/°C *
1 ± 1 % standard
- 35 dB typ.
± 0.1 %
ΔR/R
- 55 °C to + 125 °C
200 V
10
12
min.
100 V max.
250 mW
I want to use VB to make a monitoring program
I want to use VB to make a monitoring program to monitor the voltage sent by the microcontroller, the steering angle of the servo, and the speed of the motor. It should be sent every 20ms. How should ...
loolen Embedded System
[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity
[Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...
EEWORLD社区 GD32 MCU
altera opencl sdk license
I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...
moningWYL FPGA/CPLD
Issues about clock constraints in synchronously designed FPGA programs
Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...
eeleader FPGA/CPLD
FPGA Encryption Solution
FPGA encryption solution QQ: 344383284...
阿里波特 Industrial Control Electronics
FPGA Design Summary - Review!
1) The timing of the interface between FPGA and other circuits should be handled well, and the line delay before the signal enters the FPGA should be taken into account. The phase relationship between...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1681  2904  403  1496  2251  34  59  9  31  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号