DDR DRAM, 512MX8, 0.195ns, CMOS, PBGA78, HALOGEN FREE AND ROHS COMPLIANT, FBGA-78
| Parameter Name | Attribute value |
| Is it Rohs certified? | conform to |
| Parts packaging code | BGA |
| package instruction | TFBGA, BGA78,9X13,32 |
| Contacts | 78 |
| Reach Compliance Code | compliant |
| ECCN code | EAR99 |
| access mode | MULTI BANK PAGE BURST |
| Maximum access time | 0.195 ns |
| Other features | AUTO/SELF REFRESH |
| Maximum clock frequency (fCLK) | 933 MHz |
| I/O type | COMMON |
| interleaved burst length | 4,8 |
| JESD-30 code | R-PBGA-B78 |
| length | 11 mm |
| memory density | 4294967296 bit |
| Memory IC Type | DDR DRAM |
| memory width | 8 |
| Number of functions | 1 |
| Number of ports | 1 |
| Number of terminals | 78 |
| word count | 536870912 words |
| character code | 512000000 |
| Operating mode | SYNCHRONOUS |
| Maximum operating temperature | 95 °C |
| Minimum operating temperature | -40 °C |
| organize | 512MX8 |
| Output characteristics | 3-STATE |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | TFBGA |
| Encapsulate equivalent code | BGA78,9X13,32 |
| Package shape | RECTANGULAR |
| Package form | GRID ARRAY, THIN PROFILE, FINE PITCH |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| power supply | 1.5 V |
| Certification status | Not Qualified |
| refresh cycle | 8192 |
| Maximum seat height | 1.2 mm |
| self refresh | YES |
| Continuous burst length | 4,8 |
| Maximum standby current | 0.02 A |
| Maximum slew rate | 0.2 mA |
| Maximum supply voltage (Vsup) | 1.575 V |
| Minimum supply voltage (Vsup) | 1.425 V |
| Nominal supply voltage (Vsup) | 1.5 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal form | BALL |
| Terminal pitch | 0.8 mm |
| Terminal location | BOTTOM |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| width | 9.4 mm |
京公网安备 11010802033920号
EEWORLD
