D-SUB-205AF25YGZDBF2 datasheet, PDF

D-SUB-205AF25YGZDBF2: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M3, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot; Environmental Compliance

Download Datasheet Parametric View All

D-SUB-205AF25YGZDBF2 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M3, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX-SCREWS
body width	0.492 inch
subject depth	0.492 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	GOLD FLASH OVER NICKEL (50)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLUE
insulator material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e3
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	M3
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	FLASH inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25

FPGA Development Handbook: [i=s]This post was last edited by daxigua on 2015-10-26 16:50[/i] [align=center][b]Daxigua's "FPGA Development Handbook"[/b][/align] [align=left][align=center][size=5][color=#000000] Daxigua FPGA deve...; daxigua FPGA/CPLD

Seal: This post has been closed and will not be forwarded. [[i] This post was last edited by Nandao on 2013-12-15 14:33 [/i]]...; 南盗 FPGA/CPLD

Will the capacitor discharge seek the shortest path?: Will the capacitor seek the shortest path when it discharges? If a discharge resistor is specially arranged to discharge the charge, then I would like to ask, why does the charge have to go through th...; 小太阳yy Analog electronics

Is there any book specifically about BSP?: Urgent, thank you....; babyspider Embedded System

Let's take a look at this flow chart~: The stuff is in the attachment, the requirements are very specific, let's discuss it~~~~...; t415422 Talking

C6678 shared memory problem: MSMC is configured as L2 by default, and can be configured as L3 according to user needs. Since configuring it as L3 only does address mapping, the physical access time should still be an order of mag...; Jacktang Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components