EEWORLDEEWORLDEEWORLD

Part Number

Search

D120J20C0GF6.L2R

Description
Ceramic Disc Capacitors Class 1 and 2, 50 V (DC) General Purpose
File Size111KB,7 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet View All

D120J20C0GF6.L2R Overview

Ceramic Disc Capacitors Class 1 and 2, 50 V (DC) General Purpose

LV 50 V
Vishay BCcomponents
Ceramic Disc Capacitors
Class 1 and 2, 50 V (DC) General Purpose
FEATURES
Low losses
D
D
High stability
High capacitance in small size
Kinked (preferred) or straight leads
Lead (Pb)-free available
e3
RoHS
COMPLIANT
Tangent
line
SH
Tangent
line
ΔR
APPLICATIONS
Bypassing
Coupling
Resonant circuit
DESIGN
F
F
Capacitors with 5 mm (0.20") and 2.5 mm lead spacing
The capacitors consist of a ceramic disc both sides of which
are silver-plated. Connection leads are made of tinned
copper having a diameter of 0.6 mm.
The capacitors have inward kinked leads with a spacing of
5 mm (0.200") and straight leads with 2.5 mm (0.100"), lead
length from 4 to 30 mm.
Encapsulation is made of phenolic resin.
TEMPERATURE COEFFICIENTS
Class 1 NPO; SL0
Class 2 Y5P; Z5U; Y5V; Z5V
CAPACITANCE RANGE
Class 1, at 1 MHz, 1.2 V (RMS); 1.0 to 100 pF
1 kHz, 1 ± 0.2 V (RMS) for capacitance values higher than
1000 pF
Class 2, at 1 kHz, 1 ± 0.2 V (RMS) 150 to 47 000 pF
SECTIONAL SPECIFICATIONS
Class 1 IEC 60 384-8,
Class 2 IEC 60 384-9,
EIA 198
RATED DC VOLTAGE
50 V
DIELECTRIC STRENGTH
CLIMATIC CATEGORY
Class 1 55/125/21
Class 2 10/85/21 and 30/85/21
250 % of rated voltage
INSULATION RESISTANCE AT 50 V (DC)
10 000 MΩ
OPERATING TEMPERATURE RANGE
Class 1 - 55 to + 125 °C
Class 2 - 30 to + 85 °C
TOLERANCE ON CAPACITANCE
± 5 %; ± 10 %; ± 20 %; + 80 %/- 20 %
MARKING
Marking indicates capacitance value and tolerance in
accordance with “EIA 198”.
DISSIPATION FACTOR
Class 1, C
30 pF
20 x (10/C + 0.7) x 10
-4
maximum
Class 1, C > 30 pF
0.2 %
Class 2,
3.0 %
Document Number: 28510
Revision: 07-Apr-08
For technical questions, contact: CDC@vishay.com
www.vishay.com
19
How to use Cadence Allegro to form a dot-shaped copper layer
I need help from Cadence Allegro on how to make copper plating in the shape of origin (as shown below):...
jihw1990 PCB Design
How to deal with frequency offset?
How to deal with frequency offset?...
eeleader FPGA/CPLD
DIY oil lamp - the components are removed from abandoned bicycles
The assembled parts of this handmade oil lamp are disassembled from abandoned bicycles. With the hollowed-out bulb inside, this oil lamp will illuminate a small space for you at night with its trembli...
soso Creative Market
2014 raw-os development plan solicitation
2014 Raw-OS Development Plan Solicitation The following development content is required this year: 1 Completion of rtos abstraction layer, which can be compatible with mainstream systems such as ucos ...
jorya_txj Embedded System
EEWORLD University ---- MSP430 Seminar (2014) Introduction
MSP430 Seminar (2014) Introduction : https://training.eeworld.com.cn/course/107...
dongcuipin Talking
What is the manufacturing process level of a microcontroller like STM32?
I noticed that Nuvoton Technology's wafer foundry provides 0.35um BCD process. What level of manufacturing process is this kind of microcontroller like STM32? Can all microcontrollers be domestically ...
bigbat stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2657  2369  1647  2228  1550  54  48  34  45  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号