3KT50/2CND1 datasheet, PDF - EEWORLD Datasheet

3KT50/2CND1: DescriptionCard Edge Connector, 100 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Black Insulator, Receptacle; CategoryThe connector The connector; File Size518KB，5 Pages; ManufacturerWPI Viking Electronics Inc.

Download Datasheet Parametric View All

3KT50/2CND1 Overview

Card Edge Connector, 100 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Black Insulator, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	7.055 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1500VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
MIL compliance	YES
Manufacturer's serial number	CND
Plug contact pitch	0.125 inch
Installation option 1	HOLE .125-.137
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	6.35 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.57 inch
Terminal pitch	3.175 mm
Termination type	WIRE WRAP
Total number of contacts	100
Evacuation force-minimum value	.278 N

Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?: FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...; shen19891209 FPGA/CPLD

Xu Jinglei's blog ranks first in the world: Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...; gaoyanmei Talking

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...; eeleader-mcu FPGA/CPLD

Notes on posting in this forum: [i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...; zhangf1982 Electronics Design Contest

FPGA application three levels: FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application 　　System-level applications combine FPGA with traditional computer te...; suifeng654456 FPGA/CPLD

How to display an uncertain value on lcd1602: For example, if you want to measure a capacitance value and display it on the LCD1602, but the capacitance value is uncertain, how should you write this program?...; 恋尘CC恋尘 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components