54121-809101650LF datasheet, PDF

54121-809101650LF: DescriptionBoard Connector, 10 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size101KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54121-809101650LF Overview

Board Connector, 10 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.094 inch
subject depth	0.65 inch
body length	1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54121
Plug contact pitch	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	10

PDM: Rev:G

STATUS:

Released

Printed: Mar 10, 2011

How to implement 89C2051 with 5 digital tubes?: A board, [color=black][font=Arial][size=10.5pt] 89C2051 directly drives 5 digital tube displays. There is no driver chip as shown in the picture. Please give me some advice on the program ideas, thank...; wrlsohu 51mcu

Is there any FPGA chip with built-in CAN protocol?: I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...; 大萝卜的小蝌蚪 FPGA/CPLD

Debugging issues with sdram in NIOS II: I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...; 亭哥V5 FPGA/CPLD

Reminder for short message replies to old posts...: Every time I log in, I get a short message reminder. . . At first glance, they are all replies to old posts, such as posts from one or two years ago. . .After reading the function description of the f...; open82977352 Suggestions & Announcements

TTL: Why is the source current ×6 and the sink current ×3?...; 初学00000001 Analog electronics

MSP430F149 MCU header file: #define TACCR1_ 0x0174 /* Timer A capture/compare register 1 */ sfrw TACCR1 = TACCR1_; What does sfrw mean in the above two lines of code? thanks....; zhengrs Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components