EEWORLDEEWORLDEEWORLD

Part Number

Search

2N1846

Description
Silicon Controlled Rectifier, 10000mA I(T), 200V V(DRM)
CategoryAnalog mixed-signal IC    Trigger device   
File Size73KB,2 Pages
ManufacturerPOWEREX
Websitehttp://www.pwrx.com/Home.aspx
Download Datasheet Parametric View All

2N1846 Overview

Silicon Controlled Rectifier, 10000mA I(T), 200V V(DRM)

2N1846 Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
Critical rise rate of minimum off-state voltage30 V/us
Maximum DC gate trigger current100 mA
Maximum DC gate trigger voltage3 V
Maximum holding current200 mA
Maximum leakage current1 mA
On-state non-repetitive peak current125 A
Maximum on-state current10000 A
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
Off-state repetitive peak voltage200 V
surface mountNO
Trigger device typeSCR
Base Number Matches1
How to open System Console in QSYS
I am using Quartus II 13.1 (64-bit). After opening QSYS, I go to Tools->System Console, and a window pops up saying: Cannot load library:'C:/altera/13.1/quartus/bin\jre\bin\client\jvm.dll'. What is go...
anyking FPGA/CPLD
Cyclone III FPGA development board detailed circuit diagram
Cyclone III FPGA development board detailed circuit diagram...
unbj FPGA/CPLD
Weak pull-down and strong pull-down, weak pull-up and strong pull-up
Weak pull-down and strong pull-down, weak pull-up and strong pull-up The pull-up and pull-down resistors provided by Altera and Xilinx are generally weak, that is, the resistance is relatively large, ...
drjloveyou FPGA/CPLD
Newbie's doubts about stm32 emulator
I bought a Wanli 399 development board with IAR+ST Link 2 (built-in).Questions:1. If I make my own board, there will be no built-in ST Link 2, right?2. Can I use ULink, JLink, etc.?3. How to design th...
wang1983ning stm32/stm8
ARM development details - DSP inseparable partner
Since dsp will be combined with arm in the future, I will move it here first, in case it is needed in the future! The original address [url=https://bbs.eeworld.com.cn/thread-75350-1-2.html]https://bbs...
gaoxiao Microcontroller MCU
SenseTime Technology (Shenzhen) recruits FPGA optimization verification engineers
[b]FPGA Optimization and Verification Senior Engineer[/b] [b]Job Description[/b][p=22, null, left][color=rgb(119, 119, 119)]Job Responsibilities:[/color][/p][p=22, null, left][color=rgb(119, 119, 119)...
ZHENGYIatST Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 439  444  1890  1595  1609  9  39  33  40  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号