EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-HCT-GAAN-19M2000000

Description
LVPECL Output Clock Oscillator, 19.2MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size620KB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-HCT-GAAN-19M2000000 Overview

LVPECL Output Clock Oscillator, 19.2MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-HCT-GAAN-19M2000000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability30%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency19.2 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
PX-721
Single Frequency HPLL XO
PX-721
Descrip on
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency mul plier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the frac onal-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
Applica ons
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Ji er < 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configura ons
• Output Enable
• Compliant to EC RoHS Direc ve
Applica ons
PLL circuits for clock smoothing and frequency transla on
Descrip on
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron Interna onal • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • h p://www.vectron.com
Rev2: 14 November 2012
Write about your experience at TI's technical seminars and win a 28x Piccolo development board!
Can you learn knowledge and have free development tools? This is not a fantasy! The lucky draw at the seminar depends on luck. This time, we have luck in our hands! :victory:Participate in the technic...
EEWORLD社区 Microchip MCU
A small question in the computer composition principle
The range of numbers that a floating point machine can represent is from 2 to the -11th power × 0.0001 to 2 to the 11th power × 0.1111. How is this 11 obtained? Thank you!...
leonwangmeng Embedded System
Optimizing DSP Power Budget by Adjusting Voltage Regulators
System-level power conservation and power budget optimization are key to many applications. For example, data center operators strive to control energy consumption, portable device designers seek to r...
Jacktang DSP and ARM Processors
Does anyone have the rp-pppoe-3.7 version?
Hey guys, do you have the rp-pppoe-3.7 version? Please send me a copy. Thanks a lot... email: tennis-2006@163.com...
北极光 Embedded System
UFO Centennial Classic
------------------------- [[i] This post was last edited by jinpost on 2009-11-13 15:04 [/i]]...
jinpost Talking
Discussion on digital filtering issues
There is an A/D module . One analog input generates a 16-bit digital output . The average value of the 8 outputs before the tth (t=8) th clock needs to be calculated . How many sequential logic units ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 94  1903  1862  1153  1510  2  39  38  24  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号