EEWORLDEEWORLDEEWORLD

Part Number

Search

WSFN20211702B

Description
RES,SMT,THIN FILM,117K OHMS,100WV,.1% +/-TOL,-50,50PPM TC,0202 CASE
CategoryPassive components    The resistor   
File Size99KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

WSFN20211702B Overview

RES,SMT,THIN FILM,117K OHMS,100WV,.1% +/-TOL,-50,50PPM TC,0202 CASE

WSFN20211702B Parametric

Parameter NameAttribute value
package instructionSMT, 0202
Reach Compliance Codeunknown
ECCN codeEAR99
structureChip
Manufacturer's serial numberSFN
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingTray
Rated power dissipation(P)0.25 W
resistance117000 Ω
Resistor typeFIXED RESISTOR
seriesSFN
size code0202
technologyTHIN FILM
Temperature Coefficient-50,50 ppm/°C
Tolerance0.1%
Operating Voltage100 V
SFN
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
CHIP
RESISTORS
FEATURES
Wire bondable
Product may not
be to scale
Chip size: 20 inches square
Resistance range: 10
Ω
to 510 kΩ
Resistor material: Nichrome
Oxidized silicon substrate
The SFN series resistor chips offer a combination of
nichrome stability, good power rating and small size.
The SFNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The SFNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
250 mW power
APPLICATIONS
Vishay EFI SFN resistor chips are widely used in hybrid packages where space is limited. Designed with capacity to handle
substantial power loads, they also have the benefit of nichrome stability.
Recommended for hermetic environments where die is not exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.1 %
PROCESS CODE
CLASS H*
CLASS K*
209
201
203
205
208
200
202
204
*MIL-PRF-38534 inspection criteria
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
20
Ω
50
Ω
100
Ω
1 kΩ
510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Stability, 1000 h, + 125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
- 35 dB typ.
- 20 dB typ.
± 0.25 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.25 % max.
ΔR/R
± 0.5 % max.
ΔR/R
200 V
10
12
min.
100 V max.
250 mW
± 0.25 % max.
ΔR/R
www.vishay.com
42
For technical questions, contact: efi@vishay.com
Document Number: 61025
Revision: 12-Mar-08
TIVA C LAUNCHPAD 2nd, 3rd week
[font=楷体,楷体_GB2312][size=3]I have been really busy recently. Usually, at the end of the year, sales will postpone the non-urgent projects to next year. There are still many tasks that have not been co...
yanxinboy Microcontroller MCU
EEWORLD University ---- WEBENCH new series of courses (Part 1)
WEBENCH new series of courses (Part 1) : https://training.eeworld.com.cn/course/432The original author of this video is Jeff Perry, the chief debtor of TI WEBENCH Design Center (also a WEBENCH expert)...
chenyy Power technology
Ask about memory mapping
Please teach me how to map a file to memory: char * file_map; file_map=mmap(NULL, file_length, PROT_READ, MAP_PRIVATE, fd, 0); /* file_length is the file length in bytes, fd is the open file pointer*/...
wonderglass Embedded System
Video Architecture Engineer
上海职位(国内知名IC设计公司):视频架构工程师,薪资20-40万,有意者请发送简历至[email]Jessicawu2308@hotmail.com[/email] JOB DESCRIPTION: - Work in the area of video architecture, algorithm, and software development. - Develop video/imag...
wswjm777 Recruitment
【VLSI】Analog circuits for high-density recording, ultra-low noise amplifiers, and low-voltage DA converters attract attention
[:O][:O]【Nikkei BP News】 At the 7th panel discussion "Real World Interfaces" of the "2006 Symposium on VLSI Circuits", presentations on analog technologies such as low-voltage and low-power DA convert...
fighting Analog electronics
QuickLogic ArcticLink Platform Available in Wafer-Level Chip-Scale Packaging
QuickLogic has announced that its CSSP platform product, ArcticLink, has been realized in wafer-level chip scale packaging (WLCSP). The ArcticLink platform family meets the bridging needs of mobile de...
PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 633  267  1832  349  1784  13  6  37  8  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号