LD40AC333KAB9A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> LD40AC333KAB9A

LD40AC333KAB9A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.033uF, Surface Mount, 3640, CHIP; CategoryPassive components capacitor; File Size46KB，2 Pages; ManufacturerAVX

Download Datasheet Parametric View All

LD40AC333KAB9A Overview

Ceramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.033uF, Surface Mount, 3640, CHIP

LD40AC333KAB9A Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	, 3640
Reach Compliance Code	not_compliant
ECCN code	EAR99
capacitance	0.033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.54 mm
JESD-609 code	e0
length	9.14 mm
Manufacturer's serial number	LD40
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	BULK
positive tolerance	10%
Rated (DC) voltage (URdc)	1000 V
series	LD(HIGH VOLTAGE)
size code	3640
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	10.2 mm

Preview

Download Datasheet

View All

High Voltage MLC Chips

Tin/Lead Termination “B”

For 600V to 5000V Applications

AVX Corporation will support those customers for commercial and mili-

tary Multilayer Ceramic Capacitors with a termination consisting of 5%

minimum lead. This termination is indicated by the use of a “B” in the

12th position of the AVX Catalog Part Number. This fulfills AVX’s

commitment to providing a full range of products to our customers. AVX

has provided in the following pages, a full range of values that we are

offering in this “B” termination.

Larger physical sizes than normally encountered chips are used to make

high voltage MLC chip product. Special precautions must be taken in

applying these chips in surface mount assemblies. The temperature

gradient during heating or cooling cycles should not exceed 4ºC per

second. The preheat temperature must be within 50ºC of the peak tem-

perature reached by the ceramic bodies through the soldering process.

Chip sizes 1210 and larger should be reflow soldered only. Capacitors

may require protective surface coating to prevent external arcing.

For 1825, 2225 and 3640 sizes, AVX offers leaded version in either

thru-hole or SMT configurations (for details see section on high voltage

leaded MLC chips).

NEW 630V RANGE

HOW TO ORDER

LD08

271

Capacitance Code

(2 significant digits

+ no. of zeros)

Examples:

10 pF = 100

100 pF = 101

1,000 pF = 102

22,000 pF = 223

220,000 pF = 224

1 μF = 105

Capacitance

Tolerance

C0G: J = ±5%

K = ±10%

M = ±20%

X7R: K = ±10%

M = ±20%

Z = +80%, -20%

Test

Level

A = Standard

Special Code

A = Standard

Voltage

Temperature

AVX

600V/630V = C

Coefficient

Style

1000V = A

C0G = A

LD05 - 0805

1500V = S

X7R = C

LD06 - 1206

2000V = G

LD10 - 1210

2500V = W

LD08 - 1808

3000V = H

LD12 - 1812

4000V = J

LD13 - 1825

5000V = K

LD20 - 2220

LD14 - 2225

LD40 - 3640

***

Termination

Packaging

B = 5% Min Pb 1 = 7" Reel

3 = 13" Reel

9 = Bulk

Notes: Capacitors with X7R dielectrics are not intended for applications across AC supply mains or AC line filtering with polarity reversal. Contact plant for recommendations.

Contact factory for availability of Termination and Tolerance options for Specific Part Numbers.

***

AVX offers nonstandard chip sizes. Contact factory for details.

DIMENSIONS

SIZE

(L) Length

millimeters (inches)

LD05 (0805)

LD06 (1206)

LD10* (1210) LD08* (1808) LD12* (1812) LD13* (1825) LD20* (2220) LD14* (2225) LD40* (3640)

2.01 ± 0.20

3.20 ± 0.20

4.57 ± 0.25

4.50 ± 0.30

5.70 ± 0.40

5.72 ± 0.25

9.14 ± 0.25

(0.079 ± 0.008) (0.126 ± 0.008) (0.126 ± 0.008) (0.180 ± 0.010) (0.177 ± 0.012) (0.177 ± 0.012) (0.224 ± 0.016) (0.225 ± 0.010) (0.360 ± 0.010)

(W) Width

1.25 ± 0.20

1.60 ± 0.20

2.50 ± 0.20

2.03 ± 0.25

3.20 ± 0.20

6.40 ± 0.30

5.00 ± 0.40

6.35 ± 0.25

10.2 ± 0.25

(0.049 ±0.008) (0.063 ± 0.008) (0.098 ± 0.008) (0.080 ± 0.010) (0.126 ± 0.008) (0.252 ± 0.012) (0.197 ± 0.016) (0.250 ± 0.010) (0.400 ± 0.010)

(T) Thickness

1.30

1.52

1.70

2.03

2.54

3.30

2.54

Max.

(0.051)

(0.060)

(0.067)

(0.080)

(0.100)

(0.130)

(0.100)

(t) terminal min. 0.50 ± 0.25

0.25 (0.010)

0.76 (0.030)

max. (0.020 ± 0.010) 0.75 (0.030)

0.75 (0.030)

1.02 (0.040)

1.52 (0.060)

* Reflow soldering only.

Recommended Resources

Apply LOGO! Electric gate control circuit b

Bus stop indicator (CD4516, CD4514, 555, KD9300)

555 hotel security electronic lock device circuit

888 Audio alarm circuit for safes and refrigerators that open for too long

Triac single-phase control circuit

Computer motherboard circuit diagram 810 4_11

Why does PIC MPLAB fail to compile without indicating the error location (no error report)?: Why doesn't the mplab+picc compiler prompt the error location after the compilation fails? I need to find the error word by word. How should I set the compiler options? I'm new to PIC, please help me ...; 傻砖头 Microchip MCU

The computer parallel port cannot connect to Hjtag: The reason is that I didn't know anything when I was setting up the computer, and there was no serial or parallel port. Later, I found that there were external serial and parallel ports on the motherb...; lalahu 51mcu

Siemens mc55 gprs module socket connection at^sisw error!: at^sics=0,conType,GPRS0 at^sics=0,user,gprs at^sics=0,passwd,gprs at^sics=0,apn,CMNET at^siss=1,srvType,socket at^siss=1,conId,0 at^siss=1,address,"socktcp://121.235.222.244:6800” at^siso=1 //This com...; shunv424 Embedded System

Can a transistor light up a matrix without input?: As shown in the figure: the transistor emitter is 5V, the base input low level can not turn on the matrix, the emitter and base are not connected but it lights up, why? Please tell me....; wrlsohu 51mcu

Design of Fully Digital Phase-Locked Loop Based on FPGA: [b]l Introduction[/b]The theory and research of phase-locked loop (PLL) are becoming more and more perfect, and its application range covers the entire electronic technology field, such as signal proc...; eeleader FPGA/CPLD

vivado: Great Gods, I would like to ask where to find the download path of vivado, there are several versions, how should I choose? ? ? ? Thank you very much:congratulate:...; 林亚静 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components