EEWORLDEEWORLDEEWORLD

Part Number

Search

XD1212D20AMR

Description
FIXED POSITIVE LDO REGULATOR
CategoryPower/power management    The power supply circuit   
File Size2MB,27 Pages
ManufacturerIXYS
Environmental Compliance  
Download Datasheet Parametric View All

XD1212D20AMR Overview

FIXED POSITIVE LDO REGULATOR

XD1212D20AMR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionLSSOP,
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum drop-back voltage 10.35 V
Maximum input voltage10 V
Minimum input voltage3.05 V
JESD-30 codeR-PDSO-G5
length2.9 mm
Number of functions1
Number of terminals5
Working temperatureTJ-Max125 °C
Maximum output current 10.15 A
Maximum output voltage 12.091 V
Minimum output voltage 12.009 V
Nominal output voltage 12.05 V
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.3 mm
surface mountYES
technologyCMOS
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.6 mm
IXD1209/12
High Speed LDO Regulator with ON/OFF Control
FEATURES
o
o
o
o
o
o
o
o
Output Current up to 150 mA (300 mA for
IXD2109E/H type)
Output Voltage Range from 0.9 V to 6.0 V with
0.05 V increments
Output Voltage Accuracy ±2% (at V
OUT
> 1.5 V),
± 30 mV (at V
OUT
1.5 V)
Dropout Voltage 60 mV @ 30 mA , 0.20 V @
100 mA
Maximum Operating Voltage 10 V
Low Power Consumption at 25
µA
typical
Standby Current less than 0.1 µA typical
Ripple Rejection 70 dB at 10 kHz
Low ESR Ceramic Capacitor compatible
0
Operating Ambient Temperature - 40 + 85 C
Packages : SOT-25, SOT-89-5 , and USP-6B
EU RoHS Compliant, Pb Free
DESCRIPTION
The IXD1209/12 are a highly precise, low noise,
positive voltage LDO regulators manufactured using
CMOS processes. The IXD1209/12 have a high
ripple rejection factor and low dropout. They consist
of a voltage reference, an error amplifier, a current
limiter, a phase compensation circuit, and a driver
transistor.
Output voltage is selectable in 0.05V increments
within a range of 0.9 V ~ 6.0 V.
The IXD1209/12 are compatible with low ESR
ceramic capacitors, and due excellent transient
response, they maintain stability even during
significant load fluctuations. The current limiter's
foldback circuit operates also as a short circuit
protection.
The chip enable (CE) function allows disable IC,
greatly reducing power consumption.
Regulator
is available in SOT-25, SOT-89-5, and
USP-6B packages.
o
o
o
o
APPLICATIONS
o
o
o
o
Mobile phones
Cameras, VCRs
Various portable equipment
Reference voltage source
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Supply Current vs. Input Voltage (
IXD1209/12 F122)
© 2014 IXYS Corp.
Characteristics subject to change without notice
1
Doc. No. IXD1209/12_DS, Rev. N0
MSP430 Common Errors and Solutions
[size=16px][b]1. Set the number of characters for the Tab key indentation of IAR software[/b][/size] [size=16px] Method: Tools-Options-Editor-Tab Size, change the number at the end as usual.[/size] [s...
qinkaiabc Microcontroller MCU
Zigbee address allocation
Is the address of Zigbee automatically assigned or self-assigned? Can the other two terminal devices transmit information through the router?...
hytz845 RF/Wirelessly
I also sell a few books. Check to see if there are any books you need that have already been published.
[i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...
wlzeagle Buy&Sell
Glowing bicycle tires
In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...
xyh_521 Creative Market
When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?
I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...
U201015703 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2064  2043  360  1279  1827  42  8  26  37  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号