EEWORLDEEWORLDEEWORLD

Part Number

Search

74VHC540FT

Description
CMOS Digital Integrated Circuits Silicon Monolithic
Categorylogic    logic   
File Size202KB,9 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

74VHC540FT Online Shopping

Suppliers Part Number Price MOQ In stock  
74VHC540FT - - View Buy Now

74VHC540FT Overview

CMOS Digital Integrated Circuits Silicon Monolithic

74VHC540FT Parametric

Parameter NameAttribute value
MakerToshiba Semiconductor
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts20
Reach Compliance Codeunknow
Factory Lead Time12 weeks
seriesAHC/VHC/H/U/V
JESD-30 codeR-PDSO-G20
length6.5 mm
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)12 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width4.4 mm
74VHC540FT,74VHC541FT
CMOS Digital Integrated Circuits
Silicon Monolithic
74VHC540FT,74VHC541FT
1. Functional Description
• Octal Bus Buffer
74VHC540FT: Inverted, 3-State Outputs
74VHC541FT: Non-Inverted, 3-State Outputs
2. General
The 74VHC540FT/74VHC541FT are advanced high speed CMOS OCTAL BUS BUFFERs fabricated with silicon
gate C
2
MOS technology.
They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS
low power dissipation.
The 74VHC540FT is an inverting type, and the 74VHC541FT is a non-inverting type.
When either G1 or G2 are high, the terminal outputs are in the high-impedance state.
An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply
voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up.
This circuit prevents device destruction due to mismatched supply and input voltages
3. Features
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
AEC-Q100 (Rev. H) (Note 1)
Wide operating temperature range: T
opr
= -40 to 125
High speed: Propagation delay time = 3.7 ns (typ.) at V
CC
= 5.0 V
Low power dissipation: I
CC
= 4.0
µA
(max) at T
a
= 25
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
Power down protection is provided on all inputs.
Balanced propagation delays: t
PLH
t
PHL
Wide operating voltage range: V
CC(opr)
= 2.0 V to 5.5 V
Low noise: V
OLP
= 1.0 V (max)
(10) Pin and function compatible with 74 series (74AC/HC/AHC/LV etc.) 540 or 541 type.
Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales
representative.
4. Packaging
TSSOP20B
Start of commercial production
©2017 Toshiba Corporation
1
2013-03
2017-02-22
Rev.8.0

74VHC540FT Related Products

74VHC540FT 74VHC541FT
Description CMOS Digital Integrated Circuits Silicon Monolithic CMOS Digital Integrated Circuits Silicon Monolithic
Maker Toshiba Semiconductor Toshiba Semiconductor
Parts packaging code TSSOP TSSOP
package instruction TSSOP, TSSOP,
Contacts 20 20
Reach Compliance Code unknow unknow
Factory Lead Time 12 weeks 12 weeks
series AHC/VHC/H/U/V AHC/VHC/H/U/V
JESD-30 code R-PDSO-G20 R-PDSO-G20
length 6.5 mm 6.5 mm
Logic integrated circuit type BUS DRIVER BUS DRIVER
Number of digits 8 8
Number of functions 1 1
Number of ports 2 2
Number of terminals 20 20
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE 3-STATE
Output polarity INVERTED TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd) 12 ns 12 ns
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm
Terminal location DUAL DUAL
width 4.4 mm 4.4 mm

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2531  728  1464  1982  31  51  15  30  40  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号