EEWORLDEEWORLDEEWORLD

Part Number

Search

3VT22/2CND5

Description
EDGE CONNECTOR,PCB MNT,RECEPT,44 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137
CategoryThe connector    The connector   
File Size518KB,5 Pages
ManufacturerCooper Industries
Download Datasheet Parametric View All

3VT22/2CND5 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,44 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137

3VT22/2CND5 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNONE
Board mount optionsMOUNTING FLANGE
body width0.37 inch
subject depth0.61 inch
body length3.555 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1500VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
MIL complianceYES
Manufacturer's serial numberCND
Plug contact pitch0.125 inch
Installation option 1HOLE .125-.137
Installation option 2OFFSET
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing6.35 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.57 inch
Terminal pitch3.175 mm
Termination typeWIRE WRAP
Total number of contacts44
Evacuation force-minimum value.278 N
Improving image quality in portable ultrasound systems using efficient semiconductors
[i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...
德州仪器 Analogue and Mixed Signal
[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application
[align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...
芯航线跑堂 FPGA/CPLD
P&E programming error
Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...
wjlatelid NXP MCU
Original package size drawing
Original package size drawing.pdf...
tecfighter PCB Design
Determination of the XY axis ratio of LED white light phosphor
[hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...
探路者 LED Zone
Does it matter if the FPGA pins belong to different IO banks?
I recently bought a privileged FPGA development board, the FPGA model is EP4CE6E22C8, and used the development board to generate PWM waves. During the learning process, I found a problem. If the IO po...
骑文 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1331  878  702  507  204  27  18  15  11  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号