EEWORLDEEWORLDEEWORLD

Part Number

Search

54111-113-19-1000LF

Description
Board Connector, 19 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size63KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54111-113-19-1000LF Overview

Board Connector, 19 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54111-113-19-1000LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.094 inch
subject depth0.394 inch
body length1.9 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54111
Plug contact pitch0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts19
PDM: Rev:E
STATUS:
Released
Printed: Jun 03, 2008
.
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2318  2606  1571  797  2001  47  53  32  17  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号