EEWORLDEEWORLDEEWORLD

Part Number

Search

BC858BRFG

Description
250mW, PNP Small Signal Transistor
CategoryDiscrete semiconductor    The transistor   
File Size252KB,4 Pages
ManufacturerTaiwan Semiconductor
Websitehttp://www.taiwansemi.com/
Environmental Compliance
Download Datasheet Parametric View All

BC858BRFG Overview

250mW, PNP Small Signal Transistor

BC858BRFG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTaiwan Semiconductor
package instructionSMALL OUTLINE, R-PDSO-G3
Reach Compliance Codecompli
ECCN codeEAR99
Is SamacsysN
Maximum collector current (IC)0.1 A
Collector-emitter maximum voltage30 V
ConfigurationSINGLE
Minimum DC current gain (hFE)220
JESD-30 codeR-PDSO-G3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typePNP
Certification statusNot Qualified
surface mountYES
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
Nominal transition frequency (fT)100 MHz
Base Number Matches1
BC856A/B, BC857A/B/C, BC858A/B/C
250mW, PNP Small Signal Transistor
Small Signal
Transistor
SOT-23
3 Collector
A
F
1 Base
2 Emitter
B
E
C
Features
Epitaxial planar die construction
Surface device type mounting
Moisture sensitivity level 1
Matte Tin(Sn) lead finish with Nickel(Ni) underplate
Pb free version and RoHS compliant
Green compound (Halogen free) with suffix "G" on
packing code and prefix "G" on date code
D
Mechanical Data
Case : SOT- 23 small outline plastic package
Terminal: Matte tin plated, lead free., solderable
per MIL-STD-202, Method 208 guaranteed
High temperature soldering guaranteed: 260°C/10s
Weight : 0.008gram (approximately)
Dimensions
A
B
C
D
E
F
Unit (mm)
Min
2.80
1.20
0.30
1.80
2.25
0.90
Max
3.00
1.40
0.50
2.00
2.55
1.20
Unit (inch)
Min
0.110
0.047
0.012
0.071
0.089
0.035
Max
0.118
0.055
0.020
0.079
0.100
0.043
Ordering Information
Package
Part No.
Packing
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
3K / 7" Reel
Marking
3A
3B
3E
3F
3G
3J
3K
3L
3A
3B
3E
3F
3G
3J
3K
3L
SOT-23 BC856A RF
SOT-23 BC856B RF
SOT-23 BC857A RF
SOT-23 BC857B RF
SOT-23 BC857C RF
SOT-23 BC858A RF
SOT-23 BC858B RF
SOT-23 BC858C RF
SOT-23 BC856A RFG
SOT-23 BC856B RFG
SOT-23 BC857A RFG
SOT-23 BC857B RFG
SOT-23 BC857C RFG
SOT-23 BC858A RFG
SOT-23 BC858B RFG
SOT-23 BC858C RFG
Suggested PAD Layout
0.95
0.037
2.0
0.079
0.9
0.035
0.8
0.031
Maximum Ratings and Electrical Characteristics
Rating at 25°C ambient temperature unless otherwise specified.
Maximum Ratings
Type Number
Power Dissipation
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current
Junction and Storage Temperature Range
BC856
BC857
BC858
BC856
BC857
BC858
Symbol
P
D
Value
250
-80
-50
-30
-65
-45
-30
-5
-0.1
-55 to + 150
Units
mW
V
V
V
A
°C
V
CBO
V
CEO
V
EBO
I
C
T
J
, T
STG
Notes:1. Valid provided that electrodes are kept at ambient temperature
Version : E11
PAL display FPGA implementation issues
I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...
eeleader FPGA/CPLD
PULLUP in UCF reports an error during MAP
I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...
orta FPGA/CPLD
I am a newbie in electronics, can you recommend some useful electronic books or suggestions?
I have just started working in the electronic audio industry. Although I know some electronic principles, I am not proficient enough, especially circuit diagrams. I want to read some books in my spare...
Blindman Analog electronics
Can you send me a program to control ADS1605 with FPGA? Thanks
[table=98%,rgb(239, 245, 249)] [tr][td]If anyone has written this, please help me post it. Thanks in advance. QQ: [email]1099850660@qq.com[/email][/td][/tr] [/table]...
JasonnLee FPGA/CPLD
Regarding USB communication issues - waiting online...
I have a fire monitoring system that receives the monitored data through the serial port. Now I want to add the ability to receive the monitoring data through the USB interface. Now I don't know how t...
zy7786879 Embedded System
Regarding using AD to measure voltage (the voltage may be higher than the reference voltage) and requiring automatic range, is there any good way?
My idea is to use multiple channels and resistor voltage divider, but the problem is how to switch? Because no matter what switch is used, it seems that there will be a voltage drop on the main line, ...
tednick Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2341  38  680  2273  121  48  1  14  46  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号