BUK9Y12-55B
N-channel TrenchMOS logic level FET
Rev. 04 — 7 April 2010
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product has been designed and qualified to
the appropriate AEC standard for use in automotive critical applications.
1.2 Features and benefits
Low conduction losses due to low
on-state resistance
Q101 compliant
Suitable for logic level gate drive
sources
Suitable for thermally demanding
environments due to 175 °C rating
1.3 Applications
12 V and 24 V loads
Advanced braking systems (ABS)
Automotive systems
General purpose power switching
Motors, lamps and solenoids
1.4 Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
Quick reference data
Parameter
drain-source
voltage
drain current
total power
dissipation
drain-source
on-state
resistance
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
V
GS
= 5 V; T
mb
= 25 °C;
see
Figure 1;
see
Figure 4
T
mb
= 25 °C; see
Figure 2
Min
-
-
-
Typ
-
-
-
Max Unit
55
V
61.8 A
106
W
Static characteristics
R
DSon
V
GS
= 10 V; I
D
= 20 A;
T
j
= 25 °C
V
GS
= 5 V; I
D
= 20 A;
T
j
= 25 °C; see
Figure 12;
see
Figure 13
-
-
8.1
9.1
11
12
mΩ
mΩ
NXP Semiconductors
BUK9Y12-55B
N-channel TrenchMOS logic level FET
Quick reference data
…continued
Parameter
Conditions
Min
-
Typ
-
Max Unit
129
mJ
Table 1.
Symbol
E
DS(AL)S
Avalanche ruggedness
non-repetitive
I
D
= 61.8 A; V
sup
≤
55 V;
drain-source
R
GS
= 50
Ω;
V
GS
= 5 V;
avalanche energy T
j(init)
= 25 °C; unclamped
gate-drain charge V
GS
= 5 V; I
D
= 20 A;
V
DS
= 44 V; T
j
= 25 °C; see
Figure 14
Dynamic characteristics
Q
GD
-
13
-
nC
2. Pinning information
Table 2.
Pin
1
2
3
4
mb
Pinning information
Symbol Description
S
S
S
G
D
source
source
source
gate
mounting base; connected to
drain
mbb076
Simplified outline
mb
Graphic symbol
D
G
S
1 2 3 4
SOT669 (LFPAK)
3. Ordering information
Table 3.
Ordering information
Package
Name
BUK9Y12-55B
LFPAK
Description
Version
plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669
Type number
BUK9Y12-55B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 7 April 2010
2 of 14
NXP Semiconductors
BUK9Y12-55B
N-channel TrenchMOS logic level FET
4. Limiting values
Table 4.
Symbol
V
DS
V
DGR
V
GS
I
D
Limiting values
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
T
mb
= 25 °C; V
GS
= 5 V; see
Figure 1;
see
Figure 4
T
mb
= 100 °C; V
GS
= 5 V; see
Figure 1
I
DM
P
tot
T
stg
T
j
I
S
I
SM
E
DS(AL)S
peak drain current
total power dissipation
storage temperature
junction temperature
source current
peak source current
non-repetitive
drain-source
avalanche energy
repetitive drain-source
avalanche energy
T
mb
= 25 °C
t
p
≤
10 µs; pulsed; T
mb
= 25 °C
I
D
= 61.8 A; V
sup
≤
55 V; R
GS
= 50
Ω;
V
GS
= 5 V; T
j(init)
= 25 °C; unclamped
see
Figure 3
[1][2][3]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
R
GS
= 20 kΩ
Min
-
-
-15
-
-
-
-
-55
-55
-
-
-
Typ
-
-
-
-
-
-
-
-
-
-
-
-
Max
55
55
15
61.8
43.8
247
106
175
175
61.8
247
129
Unit
V
V
V
A
A
A
W
°C
°C
A
A
mJ
T
mb
= 25 °C; t
p
≤
10 µs; pulsed;
see
Figure 4
T
mb
= 25 °C; see
Figure 2
Source-drain diode
Avalanche ruggedness
E
DS(AL)R
-
-
-
J
[1]
[2]
[3]
Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
Repetitive avalanche rating limited by average junction temperature of 170 °C.
Refer to application note AN10273 for further information.
BUK9Y12-55B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 7 April 2010
3 of 14
NXP Semiconductors
BUK9Y12-55B
N-channel TrenchMOS logic level FET
100
I
D
(A)
75
003aac507
120
P
der
(%)
80
03na19
50
40
25
0
0
50
100
150
200
T
mb
(°C)
0
0
50
100
150
T
mb
(°C)
200
Fig 1.
Continuous drain current as a function of
mounting base temperature
10
2
I
AL
(A)
Fig 2.
Normalized total power dissipation as a
function of mounting base temperature
003aac486
(1)
10
(2)
1
(3)
10
-1
10
-3
10
-2
10
-1
1
t
AL
(ms)
10
Fig 3.
Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time
BUK9Y12-55B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 7 April 2010
4 of 14
NXP Semiconductors
BUK9Y12-55B
N-channel TrenchMOS logic level FET
10
3
I
D
(A)
10
2
Limit R
DSon
= V
DS
/ I
D
t
p
= 10
μs
100
μs
10
1 ms
DC
1
10 ms
100 ms
003aad475
10
-1
1
10
10
2
V
DS
(V)
10
3
Fig 4.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage.
5. Thermal characteristics
Table 5.
Symbol
R
th(j-mb)
Thermal characteristics
Parameter
thermal resistance
from junction to
mounting base
Conditions
see
Figure 5
Min
-
Typ
-
Max
1.42
Unit
K/W
10
Z
th (j-mb)
(K/W)
1
0.2
0.1
10
-1
003aac479
δ
= 0.5
0.05
0.02
10
-2
single shot
t
p
T
t
P
δ
=
t
p
T
10
-3
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
t
p
(s)
1
Fig 5.
Transient thermal impedance from junction to mounting base as a function of pulse duration.
BUK9Y12-55B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 7 April 2010
5 of 14
京公网安备 11010802033920号
EEWORLD
