BUS-61559-160Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > BUS-61559-160Q

Preview

BUS-61559-160Q: DescriptionMIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer); File Size46KB，4 Pages; ManufacturerETC1

Download Datasheet View All

BUS-61559-160Q Overview

MIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer)

Preview

Download Datasheet

View All

BUS-61559 SERIES

MIL-STD-1553B NOTICE 2

ADVANCED INTEGRATED MUX HYBRIDS

WITH ENHANCED RT FEATURES (AIM-HY’er)

DESCRIPTION

DDC’s BUS-61559 series of Advanced

Integrated Mux Hybrids with enhanced

RT Features (AIM-HY’er) comprise a

complete interface between a micro-

processor and a MIL-STD-1553B

Notice 2 bus, implementing Bus

Controller (BC), Remote Terminal (RX,

and Monitor Terminal (MT) modes.

Packaged in a single 78-pin DIP or

82-pin flat package the BUS-61559

series contains dual low-power trans-

ceivers and encoder/decoders, com-

plete BC/RT/MT protocol logic, memory

management and interrupt logic, 8K x 16

of shared static RAM, and a direct,

buffered interface to a host processor bus.

buffers to provide a direct interface to

a host processor bus. Alternatively,

the buffers may be operated in a fully

transparent mode in order to interface

to up to 64K words of external shared

RAM and/or connect directly to a com-

ponent set supporting the 20 MHz

STANAG-3910 bus.

The memory management scheme

for RT mode prevails an option for

separation of broadcast data, in com-

pliance with 1553B Notice 2. A circu-

lar buffer option for RT message data

blocks offloads the host processor for

bulk data transfer applications.

FEATURES

•

Complete Integrated 1553B

Notice 2 Interface Terminal

•

Functlonal Superset of BUS-

61553 AlM-HYSeries

•

Internal Address and Data

Buffers for Dlrect Interface to

Processor Bus

•

RT Subaddress Circular Buffers

to Support Bulk Data Transfers

Another feature besides those listed

The BUS-61559 includes a number of

to the right, is a transmitter inhibit con-

advanced features in support of

trol for the individual bus channels.

MIL-STD-1553B Notice 2 and STANAG

3838. Other salient features of the The BUS-61559 series hybrids oper-

BUS-61559 serve to provide the bene- ate over the full military temperature

fits of reduced board space require- range of -55 to +125”C and MIL-PRF-

ments enhanced software flexibility, 38534 processing is available. The

and reduced host processor overhead hybrids are ideal for demanding mili-

tary and industrial microprocessor-to-

The BUS-61559 contains internal

1553 applications

address latches and bidirectional data

•

Optlonal Separatlon of

RT Broadcast Data

•

Internal Interrupt Status and

Time Tag Registers

•

Internal ST Command

Illegalization

•

MIL-PRF-38534 Processing

Available

(ILLEGALIZATION ILLENA

ENABLE)

ILLEGALLIZATION

LOGIC

8K x 16

DUAL

PORT

RAM

BUS-25679

TX_INH_A

CLK IN (16MHz)

LOW-POWER

TRANSCEIVER

DUAL

ENCODER/

DECODER

BC/RT/MT

PROTOCOL

LOW-POWER

TRANSCEIVER

MEMORY DATA

DATA

BUFFERS*

D15-D∅

(PROCESSOR

DATA)

BUS-25679

TX_INH_A

(RT ADDRESS)

(BROADCAST

ENABLE)

(RTFAIL,

RTFLAG)

(BROADCAST,

MESSAGE

TIMING, DATA

STROBE AND ERROR

INDICATORS)

MEMORY ADDRESS

ADDRESS

LATCHES/

BUFFERS*

A15-A∅

(PROCESSOR

ADDRESS)

LATCH

CONTROL)

ADDR_LAT

(ADDRESS

RTAD 4-∅, RTADP

BRO_ENA

RTFAIL

RTFLAG

BCSTRCV, CMD_STR, TXDTA_STR

RXDTA_STR, MSG_ERR, INCMD

TRANSPARENT/BUFFERED, MSTCLR,

STRBD, SELECT, MEM/REG, RD/WR

MEMORY

IOEN, READYD

MANAGEMENT,

INT

SHARED

MEMEN-OUT,MEMWR, MEMOE

RAM/

PROCESSOR

MEMENA-IN

INTERFACE,

SSFLAG

INTERRUPT

LOGIC

TAGCLK

(PROCESSOR

CONTROL)

(INTERRUPT

REQUEST)

(MEMORY

CONTROL)

(SUBSYSTEM

FLAG)

(TIME TAG

CLOCK)

BU-61559 BLOCK DIAGRAM

Recommended Resources

Single-phase auto-voltage regulator wiring

Doorbell and anti-theft alarm

N-phase clock source circuit diagram

Thyristor circuit controlled by photocoupler

△Connection method Motor zero sequence voltage relay phase failure protection circuit

Computer motherboard circuit diagram 815 5_24

Why can't I use the peripheral library in my program?: #include "lm3s3739.h" #include "hw_sysctl.h"#include "hw_types.h"#include "hw_comp.h"#include "hw_gpio.h"#include "hw_ints.h"#include "hw_memmap.h"#include "hw_nvic.h"#include "hw_timer.h" I have incl...; yuchenglin Microcontroller MCU

FPGA learning board, Red Hurricane, 550, used by myself, now selling,: A learning board for beginners, with basic experiments included, it's easy to use. If you have friends who want to learn FPGA, I can give you some good information....; lxwljf2004 FPGA/CPLD

IMX6ULL development board Ubuntu common commands: We use the Ubuntu system, mainly the commands under the Ubuntu system, so it is very important to master some common commands of Ubuntu. Next, we will learn these common commands to lay a good foundat...; 马佳徐徐 Embedded System

Development of embedded digital terrain mapping system based on Windows CE.pdf: Development of embedded digital terrain mapping system based on Windows CE.pdf...; yuandayuan6999 MCU

A solution for distortion testing: Let's learn together. Here is a simple solution for the distortion tester....; 阿锋哥好 DSP and ARM Processors

Please help to analyze this switching power supply in detail: This switching power supply is a composite switching power supply, which adopts the precision reference of TL431 and PC817 to form a feedback circuit. The whole working process: the AC input is filter...; water520 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components