BUS-61569-170Z datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > BUS-61569-170Z

Preview

BUS-61569-170Z: DescriptionMIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer); File Size46KB，4 Pages; ManufacturerETC1

Download Datasheet View All

BUS-61569-170Z Overview

MIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer)

Preview

Download Datasheet

View All

BUS-61559 SERIES

MIL-STD-1553B NOTICE 2

ADVANCED INTEGRATED MUX HYBRIDS

WITH ENHANCED RT FEATURES (AIM-HY’er)

DESCRIPTION

DDC’s BUS-61559 series of Advanced

Integrated Mux Hybrids with enhanced

RT Features (AIM-HY’er) comprise a

complete interface between a micro-

processor and a MIL-STD-1553B

Notice 2 bus, implementing Bus

Controller (BC), Remote Terminal (RX,

and Monitor Terminal (MT) modes.

Packaged in a single 78-pin DIP or

82-pin flat package the BUS-61559

series contains dual low-power trans-

ceivers and encoder/decoders, com-

plete BC/RT/MT protocol logic, memory

management and interrupt logic, 8K x 16

of shared static RAM, and a direct,

buffered interface to a host processor bus.

buffers to provide a direct interface to

a host processor bus. Alternatively,

the buffers may be operated in a fully

transparent mode in order to interface

to up to 64K words of external shared

RAM and/or connect directly to a com-

ponent set supporting the 20 MHz

STANAG-3910 bus.

The memory management scheme

for RT mode prevails an option for

separation of broadcast data, in com-

pliance with 1553B Notice 2. A circu-

lar buffer option for RT message data

blocks offloads the host processor for

bulk data transfer applications.

FEATURES

•

Complete Integrated 1553B

Notice 2 Interface Terminal

•

Functlonal Superset of BUS-

61553 AlM-HYSeries

•

Internal Address and Data

Buffers for Dlrect Interface to

Processor Bus

•

RT Subaddress Circular Buffers

to Support Bulk Data Transfers

Another feature besides those listed

The BUS-61559 includes a number of

to the right, is a transmitter inhibit con-

advanced features in support of

trol for the individual bus channels.

MIL-STD-1553B Notice 2 and STANAG

3838. Other salient features of the The BUS-61559 series hybrids oper-

BUS-61559 serve to provide the bene- ate over the full military temperature

fits of reduced board space require- range of -55 to +125”C and MIL-PRF-

ments enhanced software flexibility, 38534 processing is available. The

and reduced host processor overhead hybrids are ideal for demanding mili-

tary and industrial microprocessor-to-

The BUS-61559 contains internal

1553 applications

address latches and bidirectional data

•

Optlonal Separatlon of

RT Broadcast Data

•

Internal Interrupt Status and

Time Tag Registers

•

Internal ST Command

Illegalization

•

MIL-PRF-38534 Processing

Available

(ILLEGALIZATION ILLENA

ENABLE)

ILLEGALLIZATION

LOGIC

8K x 16

DUAL

PORT

RAM

BUS-25679

TX_INH_A

CLK IN (16MHz)

LOW-POWER

TRANSCEIVER

DUAL

ENCODER/

DECODER

BC/RT/MT

PROTOCOL

LOW-POWER

TRANSCEIVER

MEMORY DATA

DATA

BUFFERS*

D15-D∅

(PROCESSOR

DATA)

BUS-25679

TX_INH_A

(RT ADDRESS)

(BROADCAST

ENABLE)

(RTFAIL,

RTFLAG)

(BROADCAST,

MESSAGE

TIMING, DATA

STROBE AND ERROR

INDICATORS)

MEMORY ADDRESS

ADDRESS

LATCHES/

BUFFERS*

A15-A∅

(PROCESSOR

ADDRESS)

LATCH

CONTROL)

ADDR_LAT

(ADDRESS

RTAD 4-∅, RTADP

BRO_ENA

RTFAIL

RTFLAG

BCSTRCV, CMD_STR, TXDTA_STR

RXDTA_STR, MSG_ERR, INCMD

TRANSPARENT/BUFFERED, MSTCLR,

STRBD, SELECT, MEM/REG, RD/WR

MEMORY

IOEN, READYD

MANAGEMENT,

INT

SHARED

MEMEN-OUT,MEMWR, MEMOE

RAM/

PROCESSOR

MEMENA-IN

INTERFACE,

SSFLAG

INTERRUPT

LOGIC

TAGCLK

(PROCESSOR

CONTROL)

(INTERRUPT

REQUEST)

(MEMORY

CONTROL)

(SUBSYSTEM

FLAG)

(TIME TAG

CLOCK)

BU-61559 BLOCK DIAGRAM

Recommended Resources

Battery fast charging control integrated circuit design

Simple buzzer circuit one a

Gas pendulum tilt sensor circuit diagram C

TDA1515B power amplifier circuit

HY8000A programmable voice integrated circuit

Computer motherboard circuit diagram 440LX_32

I want to talk about drone batteries: [i=s]This post was last edited by qwqwqw2088 on 2016-10-9 22:39[/i] UAVs have expanded from the military field to the civilian field, especially being widely used in agriculture, forestry, electricity...; qwqwqw2088 Analogue and Mixed Signal

【NUCLEO-L552ZE Review】+ Based on FREERTOS transplantation: I've been playing with the L552 board recently, and suddenly I wanted to use FREERTOS. I wanted to port it myself, but when I looked online, I found that most of the posts were based on the porting of...; 紫色的天空 stm32/stm8

Haha, look at the product on Taobao, 28 yuan: ...; chenzhufly DIY/Open Source Hardware

DM642 hard interrupt delay problem: [size=5]Problem description: [/size] [size=5]During system debugging, it was found that hardware interrupts often fail to respond in time. Based on the phenomenon, it is inferred that the interrupt wi...; fish001 DSP and ARM Processors

Do I need to add anything else to input logic signals into FPGA?: I am making a logic signal analyzer. I would like to ask whether I need to add protection measures when inputting the logic signal to be tested into FPGA, such as optical isolation. Will adding optica...; 白丁 FPGA/CPLD

Fortunately, I applied for it. How can I start learning Helper2416 as a complete novice? !: [b]I was fortunate enough to apply for the Helper2416 development board. I am a complete novice. I have only played with STM32F1 and UCOS III for a while, and I don’t know anything else. I saw the mas...; yuer_52 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components