EEWORLDEEWORLDEEWORLD

Part Number

Search

KHX16C9T3K2-16X

Description
DDR3-1600 CL9 240-Pin DIMM Kit
File Size669KB,2 Pages
ManufacturerETC2
Download Datasheet View All

KHX16C9T3K2-16X Overview

DDR3-1600 CL9 240-Pin DIMM Kit

Memory Module Specifications
KHX16C9T3K2/16X
16GB (8GB 1G x 64-Bit x 2 pcs.)
DDR3-1600 CL9 240-Pin DIMM Kit
SPECIFICATIONS
CL(IDD)
Row Cycle Time (tRCmin)
Refresh to Active/Refresh
Command Time (tRFCmin)
Row Active Time (tRASmin)
Maximum Operating Power
UL Rating
Operating Temperature
Storage Temperature
9 cycles
49.5ns (min.)
260ns (min.)
36ns (min.)
2.460 W* (per module)
94 V - 0
0
o
C to 85
o
C
-55
o
C to +100
o
C
*Power will vary depending on the SDRAM used.
DESCRIPTION
Kingston's KHX16C9T3K2/16X is a kit of two 1G x 64-bit (8GB)
DDR3-1600 CL9 SDRAM (Synchronous DRAM) 2Rx8 memory
modules, based on sixteen 512M x 8-bit DDR3 FBGA compo-
nents per module. Each module kit supports
Intel
®
XMP
(Extreme Memory Profiles). Total kit capacity is 16GB. Each
module kit has been tested to run at DDR3-1600 at a low
latency timing of 9-9-9 at 1.5V. The SPDs are programmed to
JEDEC standard latency DDR3-1333 timing of 9-9-9 at 1.5V.
Each 240-pin DIMM uses gold contact fingers and requires
+1.5V. The JEDEC standard electrical and mechanical specifi-
cations are as follows:
FEATURES
JEDEC standard 1.5V (1.425V ~ 1.575V) Power Supply
VDDQ = 1.5V (1.425V ~ 1.575V)
667MHz fCK for 1333Mb/sec/pin
8 independent internal bank
Programmable CAS Latency: 9, 8, 7, 6
Posted CAS
Programmable Additive Latency: 0, CL - 2, or CL - 1 clock
Programmable CAS Write Latency(CWL) = 7 (DDR3-1333)
8-bit pre-fetch
Burst Length: 8 (Interleave without any limit, sequential with
starting address “000” only), 4 with tCCD = 4 which does not
allow seamless read or write [either on the fly using A12 or
MRS]
Bi-directional Differential Data Strobe
Internal(self) calibration : Internal self calibration through ZQ
pin (RZQ : 240 ohm ± 1%)
On Die Termination using ODT pin
Average Refresh Period 7.8us at lower than TCASE 85°C,
3.9us at 85°C < TCASE < 95°C
Asynchronous Reset
PCB : Height 1.827” (46.41mm) w/ heatsink, double sided
component
Continued >>
XMP TIMING PARAMETERS
JEDEC: DDR3-1333 CL9-9-9 @1.5V
XMP Profile #1: D3-1600 CL9-9-9 @1.5V
Document No. 4806584-001.B00
03/06/13
Page 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2030  2010  2446  2878  1670  41  50  58  34  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号