EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61NVP12832EC-250B2LI

Description
ZBT SRAM, 128KX32, 2.6ns, CMOS, PBGA119, BGA-119
Categorystorage    storage   
File Size3MB,40 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Environmental Compliance
Download Datasheet Parametric View All

IS61NVP12832EC-250B2LI Overview

ZBT SRAM, 128KX32, 2.6ns, CMOS, PBGA119, BGA-119

IS61NVP12832EC-250B2LI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time2.6 ns
Maximum clock frequency (fCLK)250 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density4194304 bit
Memory IC TypeZBT SRAM
memory width32
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX32
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply2.5 V
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum standby current0.085 A
Minimum standby current2.37 V
Maximum slew rate0.26 mA
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature10
width14 mm
IS61(4)NLP12836EC/IS61(4)NVP12836EC/IS61(4)NLP12832EC
IS61(4)NVP12832EC/IS61(4)NLP25618EC/IS61(4)NVP25618EC
128K x36/32 and 256K x18 4Mb, ECC, PIPELINE 'NO WAIT' STATE
BUS SYNCHRONOUS SRAM
MAY 2013
FEATURES
100 percent bus utilization
No wait cycles between Read and Write
Internal self-timed write cycle
Individual Byte Write Control
Single R/W (Read/Write) control pin
Clock controlled, registered address, data and
control
Interleaved or linear burst sequence control
using MODE input
Three chip enables for simple depth
expansion and address pipelining
Power Down mode
Common data inputs and data outputs
/CKE pin to enable clock and suspend
operation
JEDEC 100-pin TQFP, 165-ball PBGA and
119-ball PBGA packages
Power supply:
NLP: V
DD
3.3V (± 5%), V
DDQ
3.3V/2.5V (± 5%)
NVP: V
DD
2.5V (± 5%), V
DDQ
2.5V (± 5%)
JTAG Boundary Scan for PBGA packages
Industrial and Automotive temperature support
Lead-free available
Error Detection and Error Correction
DESCRIPTION
The 4Mb product family features high-speed, low-
power synchronous static RAMs designed to
provide a burstable, high-performance, 'no wait'
state, device for networking and communications
applications. They are organized as 128K words
by 36 bits and 256K words by 18 bits, fabricated
with
ISSI's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles
are eliminated when the bus switches from read
to write, or write to read. This device integrates a
2-bit burst counter, high-speed SRAM core, and
high-drive capability outputs into a single
monolithic circuit.
All synchronous inputs pass through registers are
controlled by a positive-edge-triggered single
clock input. Operations may be suspended and all
synchronous inputs ignored when Clock Enable,
/CKE is HIGH. In this state the internal device will
hold their previous values.
All Read, Write and Deselect cycles are initiated
by the ADV input. When the ADV is HIGH the
internal burst counter is incremented. New
external addresses can be loaded when ADV is
LOW.
Write cycles are internally self-timed and are
initiated by the rising edge of the clock inputs and
when /WE is LOW. Separate byte enables allow
individual bytes to be written.
A burst mode pin (MODE) defines the order of the
burst sequence. When tied HIGH, the interleaved
burst sequence is selected. When tied LOW, the
linear burst sequence is selected
250
2.6
4
250
200
3.1
5
200
Units
ns
ns
MHz
FAST ACCESS TIME
Symbol
t
KQ
t
KC
f
MAX
Parameter
Clock Access Time
Cycle time
Frequency
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.- www.issi.com
Rev. B
05/03/2013
1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2138  2085  1333  1157  164  44  42  27  24  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号