EEWORLDEEWORLDEEWORLD

Part Number

Search

3VN30/9JND1

Description
EDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137
CategoryThe connector    The connector   
File Size535KB,5 Pages
ManufacturerCooper Industries
Download Datasheet Parametric View All

3VN30/9JND1 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137

3VN30/9JND1 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNONE
Board mount optionsMOUNTING FLANGE
body width0.37 inch
subject depth0.61 inch
body length3.835 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage650VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED PHENOLIC
MIL complianceYES
Manufacturer's serial numberJND
Plug contact pitch0.1 inch
Installation option 1HOLE .125-.137
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing5.08 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.57 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts60
Evacuation force-minimum value.278 N
Learning simulation + clock jitter makes random jitter and phase noise no longer mysterious
[i=s]This post was last edited by dontium on 2015-1-23 11:46[/i] Clock jitter makes random jitter and phase noise a problem that has always troubled me. I have also looked up a lot of information on t...
超爱洁 Analogue and Mixed Signal
Why does it always prompt "Input XXX is unused" during synthesis?
[code]library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity save is port( frame:in std_logic; --When high level, store wrsig:in std_logic; --When rising edge, a Bytes of d...
pinggougou FPGA/CPLD
Fujitsu MB95560 95F564K implements 16-bit 10kHZ frequency PWM
I recently saw an application that uses the internal oscillator of 95F564K to achieve 16-bit 15kHz frequency PWM. It requires 15kHz*65536=983040=983.04MHz main frequency. How is this possible? Does an...
iawellll MCU
Is there only manual way to add a network to a PCB?
I drew the PCB directly without a schematic diagram, so there are no networks on the pads. I want to add networks. Is there a quicker way besides editing and adding them one by one using Netlist Manag...
lhhuan PCB Design
An error occurred when adding my own header file using KEIL. Please help.
I am learning C language for microcontrollers and now trying to learn modular programming. I extracted the DELAY function from a simple LED light program as an independent module. I made mistakes N ti...
怕碎的瓶子 51mcu
Porting of NES emulator based on 9B96
Some time ago, I saw that many places were porting NES emulators, so I also made one on 9B96 to play with it.1. The game is displayed on the 9B96 built-in screen;2. Use USB OTG to connect an external ...
youyou_hu111 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1572  695  78  2858  318  32  14  2  58  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号