3VT30/2JND15 datasheet, PDF - EEWORLD Datasheet

3VT30/2JND15: DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3VT30/2JND15 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	3.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET HORIZ DRILL
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.57 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	60
Evacuation force-minimum value	.278 N

Please design the ucos program for C8051F020 system: Our company has designed a F020 system. It needs to be installed on ucos. If you are interested, please send an email to [email]tjyqjd@gmail.com[/email]. Thank you for taking up this precious space....; song99 Real-time operating system RTOS

Verilog data splicing and splitting.zip: Verilog data splicing and splitting.zip...; zxopenljx FPGA/CPLD

Are most servos controlled in the same way?: The small one...; 50572209 51mcu

Slib_ClearScr()--44b0/2440 clear display buffer function: Slib_ClearScr() { int i,j; for(j=0;j<240;j++) for(i=0;i<10;i++) { frameBuffer1[j][i]=0x00000000; } } ARM clears the display buffer function prototype. Why is for(i=0;i<10;i++) not executed 10 times wh...; john86 Embedded System

DC Motor: [b][size=6]1. How to use one timer of stm32 to output two PWMs? [/size][/b] [b][size=6] 2. [/size][/b][b][size=6] How to use [/size][/b][b][size=6] PWM to control [color=#ff0000] DC motor, adjust spee...; 结束是开始 stm32/stm8

Ask for advice on the front-end circuit of the audio signal analyzer in question A of 2007: [i=s]This post was last edited by paulhyde on 2014-9-15 09:46[/i] My graduation project is about this topic. I have no idea how to start with the programmable amplification of the front-end circuit. C...; myxkd126 Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components