EEWORLDEEWORLDEEWORLD

Part Number

Search

BRP2-S-32-R-2-G2

Description
HEADER CONNECTOR,PCB MNT,RECEPT,32 CONTACTS,PIN,0.1 PITCH,WRAP POST TERMINAL,BLACK
CategoryThe connector    The connector   
File Size157KB,2 Pages
ManufacturerCooper Industries
Download Datasheet Parametric View All

BRP2-S-32-R-2-G2 Overview

HEADER CONNECTOR,PCB MNT,RECEPT,32 CONTACTS,PIN,0.1 PITCH,WRAP POST TERMINAL,BLACK

BRP2-S-32-R-2-G2 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.113 inch
subject depth0.16 inch
body length3.199 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulator colorBLACK
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial numberBRP2
Plug contact pitch0.1 inch
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
PCB contact patternRECTANGULAR
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.395 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts32
New understanding of Stellaris series UART FIFO, classic
New understanding of Stellaris series UART FIFO, classic! (ZZ 21ic) [Classic Question]   Is there any way to remove the UART FIFO, or how can we achieve an interrupt for each character sent or receive...
tiankai001 Microcontroller MCU
Big question about PCB
What is the reason for the silver-yellow circle around the pad as shown in the above picture? DRC check passed! Urgent:)...
phdwong PCB Design
s3c6410 - DVFS (Dynamic Voltage Frequency Scaling) function
Has anyone worked on the DVFS (Dynamic Voltage Frequency Scaling) function of s3c6410? In Samsung's documents, there is little introduction to DVFS. It seems that you can use some functions by setting...
lingilngmj Embedded System
[Low Power] Lattice is determined to develop low-power and low-cost FPGAs
Lattice is determined to develop low-power and low-cost FPGAs. Lattice is also a familiar FGPA manufacturer with its own characteristics. I hope more people can recognize it....
cillyfly FPGA/CPLD
Learn simulation + [Reading notes 3 of "Operational Amplifier Noise Optimization Handbook"]
[i=s] This post was last edited by Sur on 2014-5-23 23:46 [/i] What is op amp noise? How to analyze op amp noise? First, determine the goal. You should have a goal when doing anything. Let's talk abou...
Sur Analogue and Mixed Signal
Could you please tell me what circuit is generally used to implement the 0/4-20mA drive circuit?
Could you please tell me what circuit is generally used to implement the 0/4-20mA drive circuit? I have a plan like this, I wonder how competitive it is? For your referenceAttached datasheet...
zjqmyron Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 589  2417  108  1890  635  12  49  3  39  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号