EEWORLDEEWORLDEEWORLD

Part Number

Search

HSMP-3822-TR1G

Description
50 V, SILICON, PIN DIODE
CategoryDiscrete semiconductor    diode   
File Size140KB,10 Pages
ManufacturerAVAGO
Websitehttp://www.avagotech.com/
Environmental Compliance
Download Datasheet Parametric View All

HSMP-3822-TR1G Online Shopping

Suppliers Part Number Price MOQ In stock  
HSMP-3822-TR1G - - View Buy Now

HSMP-3822-TR1G Overview

50 V, SILICON, PIN DIODE

HSMP-3822-TR1G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVAGO
Parts packaging codeSOT-23
package instructionR-PDSO-G3
Contacts3
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresLOW DISTORTION
applicationSWITCHING
Minimum breakdown voltage50 V
ConfigurationSERIES CONNECTED, CENTER TAP, 2 ELEMENTS
Maximum diode capacitance0.8 pF
Nominal diode capacitance0.6 pF
Diode component materialsSILICON
Maximum diode forward resistance0.6 Ω
Diode resistance test current10 mA
Diode resistance test frequency100 MHz
Diode typePIN DIODE
JESD-30 codeR-PDSO-G3
JESD-609 codee4
Minority carrier nominal lifetime0.07 µs
Humidity sensitivity level1
Number of components2
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Maximum power dissipation0.25 W
Certification statusNot Qualified
Reverse test voltage20 V
surface mountYES
technologyPOSITIVE-INTRINSIC-NEGATIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
HSMP-382x, 482x
Surface Mount RF PIN Switch and Limiter Diodes
Data Sheet
Description/Applications
The HSMP-382x series is optimized for switching ap-
plications where ultra-low resistance is required. The
HSMP-482x diode is ideal for limiting and low induc-
tance switching applications up to 1.5 GHz.
A SPICE model is not available for PIN diodes as SPICE
does not provide for a key PIN diode characteristic, carrier
lifetime.
Features
Diodes Optimized for:
Low Current Switching
Low Distortion Attenuating
Power Limiting /Circuit Protection
Surface Mount SOT-23 and SOT-323 Packages
Single and Dual Versions
Tape and Reel Options Available
Low Failure in Time (FIT) Rate
[1]
Lead-free
Note:
1. For more information see the Surface Mount PIN Reliability
Data Sheet.
Package Lead Code Identification, SOT-23 (Top View)
SINGLE
SERIES
Package Lead Code Identification, SOT-323 (Top View)
DUAL ANODE
#0
COMMON
ANODE
#2
COMMON
CATHODE
HSMP-482B
#3
DUAL ANODE
#4
HSMP-4820
Interview Questions
1 What are setup and hold time? Setup time and hold time. Setup time refers to the time that the data signal needs to remain unchanged before the clock edge. Hold time refers to the time that the data...
ruopu PCB Design
How to improve the throughput and uptime of automatic test equipment? Chat with VICOR engineers!
Increasing demand for more efficient factory testing capabilitiesSemiconductor manufacturers are placing greater demands on automatic test equipment (ATE) companies to quickly and reliably design test...
eric_wang Power technology
MCS-51 MCU Practical Subroutine Library
Contents: Currently, several versions of subroutine libraries have been published, each with its own characteristics. The square root algorithm in this library is a fast approximation algorithm that c...
wzt 51mcu
Support EEWorld Forum
I was about to publish a post yesterday, but I accidentally closed the page. I thought my efforts were wasted. After I opened it, I found a data recovery option. Wow, the edited post is back. I don't ...
lyyiqo Talking
WinCE 5.0 compilation problem
My BSP is provided by Guangqian! It seems that there are traces of Youlong code in it! (very messy) I used sysgen for the first time and it was fine! But after I changed the project code under BSP (su...
wwbbff Embedded System
Is the sensitive event table following the always in the combinational logic triggered by a high level or when the level is flipped?
As the title says, in the combinational logic, is the sensitive event table after always triggered by a high level or when the level is flipped? I think both statements are acceptable. I want to know ...
平漂流 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1691  1946  1269  2003  2617  35  40  26  41  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号