EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-103AK62FGZBBD2

Description
D Type Connector, 62 Contact(s), Female, 0.094 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-103AK62FGZBBD2 Overview

D Type Connector, 62 Contact(s), Female, 0.094 inch Pitch, Solder Terminal, #4-40, Plug

D-SUB-103AK62FGZBBD2 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT,HEX SCREWS
body width0.492 inch
subject depth0.642 inch
body length2.732 inch
Body/casing typePLUG
Contact to complete cooperationSN ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorBLUE
insulator materialTHERMOPLASTIC
Manufacturer's serial number103
Plug contact pitch0.094 inch
Match contact row spacing0.078 inch
Installation option 1#4-40
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number3
Number of rows loaded3
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing4.191 mm
Plating thicknessFLASH inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceZINC
Shell materialSTEEL
Terminal length0.13 inch
Terminal pitch2.286 mm
Termination typeSOLDER
Total number of contacts62
【Design Tools】xilinx_JTAG
...
常见泽1 FPGA/CPLD
KEYENCE Fiber Optic Sensor Disassembly
[i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...
littleshrimp Sensor
ED0
I recently found a Terasic ED0 development board in the lab. It looks quite new. I have hardly used it, so I think I found a treasure in the lab :). However, there was no CD with the information, so I...
luooove FPGA/CPLD
[Picture] The most powerful supernatural photo in history
This photo, taken in 1916, shows the soul of a dying person leaving his body...
SuperStar515 Talking
FPGA Simplified Design Method Case 4 [12401003385]
[b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...
guyu_1 FPGA/CPLD
11 classic software filtering algorithms and their waveform effects (with C language program)
Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...
bqgup Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 343  2305  2846  2123  1808  7  47  58  43  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号