EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-205AJ25FRZDB102

Description
D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size124KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-205AJ25FRZDB102 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

D-SUB-205AJ25FRZDB102 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT,HEX-SCREWS
body width0.492 inch
subject depth0.492 inch
body length2.091 inch
Body/casing typePLUG
Contact to complete cooperationAU ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorBLUE
insulator materialPOLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number205
Plug contact pitch0.109 inch
Match contact row spacing0.112 inch
Installation option 1#4-40
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thickness3u inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceZINC
Shell materialSTEEL
Terminal length0.125 inch
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts25
EEWORLD University Hall - FPGA and NIOS II Example Refinement Based on VHDL
VHDL-based FPGA and NIOS II example refinement : https://training.eeworld.com.cn/course/4565Basic operation of QuartusⅡ software, introduction to VHDL syntax, FPGA design examples and NiosⅡ design exa...
老白菜 FPGA/CPLD
Have you ever made a managed switch?
What chip is used in the switch? Please recommend and have complete information...
youmuren NXP MCU
Unboxing experience~~FPGA (cyclone4) development board
The board has arrived. It's better than expected, and the black color looks very high-end....
MQ_H FPGA/CPLD
DAC80508 Multi-channel DAC Application in High-precision Test Measurement
In the development and application of test and measurement equipment, how to achieve the compensation of signal chain DC Offset and how to obtain high-precision flexible and adjustable voltage output ...
alan000345 Microcontroller MCU
Questions about the SPI module of G2553
New students have questions: Previously, SPI and IIC protocols were all handled by software to simulate IO ports. Now that the MSP430 hardware integrates these modules, does it mean that SPI can be us...
595818431 TI Technology Forum
Current flow in three-phase full-bridge inverter topology
[Ask if you don't understand] In the figure, if the drive signals of T1, T3, and T5 (the three upper tubes) are all low, and the currents of phases A and C are positive, and the potential of phase B i...
shaorc Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1975  2559  831  1963  2171  40  52  17  44  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号