3KH20/1JND1(100) datasheet, PDF

3KH20/1JND1(100): DescriptionCard Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerWPI Viking Electronics Inc.

Download Datasheet Parametric View All

3KH20/1JND1(100) Overview

Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle,

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	2.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.27 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	40
Evacuation force-minimum value	.278 N

[Altera SOC Experience Tour] Whispering between FPGA and ARM: Great news! The company wanted to evaluate the use of SOC for products, so I was naturally assigned the task of learning and evaluating. So, my daily work was to study SOC. In fact, as long as I could...; 小梅哥 FPGA/CPLD

micropython update: 2021.5: Updated May 2021 docs/pyboard: Fix typo in pyb.Switch tutorial. docs: Fix some spelling mistakes. gitignore: Ignore macOS desktop metadata files. stm32/boards: Change default LSI_VALUE to 32000 for F4...; dcexpert MicroPython Open Source section

Ask for advice, vxworks read pci device, and other: The CPU is Pentium, running VxWorks, version 5.5. Due to project requirements, a 16-channel serial port with PCI interface was developed using FPGA. During the test of CPU reading and writing the seri...; houyb Real-time operating system RTOS

LPC2292 CAN, UART Driver: Can anyone help me write the CAN and UART interface drivers for LPC2292? ? ? It would be best if it can be annotated. Thanks in advance...; lzg2002nian Embedded System

How to set the default output state of a pin using QuartusII?: I use the EPM3128ATC100-10 chip...; yuexiaomei Embedded System

How to eliminate power supply ripple: I would like to ask a question: how to eliminate the ripple of the power supply? Thank you for your advice....; 123456 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components